Field Engineering

Maintenance Diagrams

7201-02 Computing Element

PREFACE

This manual contains the maintenance-oriented and recall diagrams referenced in the companion $\frac{7201\text{-}02}{7201\text{-}02}$ Computing Element FETOM (Form SFN-0201) and in the $\frac{7201\text{-}02}{7201\text{-}02}$ Computing Element FEMM (Form SFN-0203).

The diagrams in this manual are arranged into six categories:

Category 1. Diagnostic Techniques

Category 2. Overall Data Flow

Category 3. Data Flow by Instruction Class

Category 4. Functional Units

Category 5. Operations

Category 6. Manual Controls and Maintenance Facilities

All diagrams are in numerical order. The first digit of the diagram number reflects the category; for example, Diagram 4-210 belongs to Category 4, Functional Units. A category may be further subdivided into functional groups; for example, in Category 4, the diagrams have been grouped as follows:

Group 1. Timing and Clock Control

Group 2. ROS

Group 3. Data and Control Registers

Group 4. Local Storage

Group 5. Serial and Parallel Adders

Group 6. Status and Control Triggers

Group 7. SCI

Prerequisite and companion manuals are:

Prerequisite Manuals

9020E System Introduction, Theory of Operation Manual, Form

SFN-0103

9020D System Introduction, Theory of Operation Manual, Form SFN-0104

.

Companion Manuals

7201-02 Computing Element, Theory of Operation Manual, Form
SEN 0201

7201-02 Computing Element, Maintenance Manual, Form SFN-0203 7201-02 Computing Element, Installation Manual, Form SFN-0204

7201-02 Parts Catalog, Form SFN-0205

9020 D/E Power Controls and Distribution, Theory of Operation

Manual, Form SFN-0105.

First Edition (July, 1970)

This manual has been prepared by IBM Product Publications, Kingston, N.Y.

©Copyright International Business Machines, 1970


DIAGNOSTIC TECHNIQUES Maintenance Strategy Diagram (2 Sheets)	One-Cycle RX, RS, and SI I-Fetch
OVERALL DATA FLOW 7201-02 Computing Element Data Flow	SS I-Fetch (2 Sheets)
DATA FLOW BY INSTRUCTION CLASS Fixed-Point Instruction Data Flow	Timer Exceptional Condition
Branching Instruction Data Flow	Program Interruption
Status Switching Instruction Data Flow	Supervisor Call Interruption
Multiple Computing Element Instruction Data Flow	I/O Interruption (2 Sheets)
Display Instruction Data Flow	Common Interruption Routine
FUNCTIONAL UNITS Group 1: Timing and Clock Control	Program Store Compare Exceptional Condition
Clock Control Logic	Invalid Instruction Address Test Exceptional Condition (2 Sheets) 5-29 Test for Q-Register Refill Exceptional Condition 5-30
Reference Oscillator	Group 2: Fixed-Point Instructions
	Load, LR (18); Load, L (58)
Group 2: ROS ROSAR (0-5) Logic	Load Halfword, LH (48)
ROSAR (6–9) Logic	Load Complement, LCR (13)
ROSAR (10) Logic	Load Positive, LPR (10)
ROS Addressing and Data Flow (2 Sheets)	Load Multiple, LM (98)
Array Drivers	Fixed-Point Add-Type Instructions (2 Sheets)
ROS Data Register	Fixed-Point Divide (6 Sheets)
Group 3: Data and Control Registers Q-Register B-Field Transfer Controls	Convert to Binary, CVB (4F) (2 Sheets)
R-Register Transfer to LAL	Store, ST (50)
E-Register Incrementer, Bits 14 and 15	Store Halfword, STH (40)
Parity Adjustment for IC (21, 22) Stepping	Shift Left Single, SLA (8B) (2 Sheets)
S-Register, Bits 15 and 16	Shift Left Double, SLDA (8F) (4 Sheets)
ST Byte Counter	Shift Right Double, SRDA (8E) (4 Sheets)
Mark Trigger Logic	Group 3: Floating-Point Instructions
LM to XY Reformatting via Mixer (2 Sheets)	Save Signs and Insert Sign Functions, and CC Setting 5-201
XY Register Parity Prediction Logic	Load, LER (38) – Short Operands; Load, LDR (28) – Long Operands 5-202 Load, LE (78) – Short Operands; Load, LD (68) – Long Operands 5-203
	Load Positive, LPER (30); Load Negative, LNER (31); Load and Test, LTER
Group 4: Local Storage	(32); Load Complement, LCER (33) – Short Operands 5-204
Local Storage Read/Write Controls	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) – Long Operands 5-205
Local Storage Read/Write Controls	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) – Long Operands 5-205 Floating-Point Add, Subtract, and Compare – Short Operands (5 Sheets) 5-206
Local Storage Read/Write Controls	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) - Long Operands 5-205
Local Storage Read/Write Controls	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic of SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic of SAL(0-3) 4-402 Decimal Correction Logic for SAL(0-3) 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic for SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic for SAL(0-3) 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-414 Parallel Adder Excess 6 Logic 4-415	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic Carry Lookahead Logic, SAL(0-3) 4-401 Carry Lookahead Logic for SAL(0-3) 4-402 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-413	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Excess 6 Logic 4-415 Parallel Adder Set-Condition-Code Logic 4-416 Group 6: Status and Control Triggers	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-414 Parallel Adder Excess 6 Logic 4-415 Parallel Adder Set-Condition-Code Logic 4-416	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Carry Lookahead Logic 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-414 Parallel Adder Excess 6 Logic 4-415 Parallel Adder Set-Condition-Code Logic 4-416 Group 7: SCI SCI Request Sensing and Gating Logic 4-601	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands 5.205 Floating-Point Add, Subtract, and Compare — Short Operands (5 Sheets) 5.206 Floating-Point Add, Subtract, and Compare — Long Operands (5 Sheets) 5.207 Halve, HER (34) — Short Operands 5.208 Halve, HDR (24) — Long Operands 5.208 Halve, HDR (24) — Long Operands 5.209 Floating-Point Multiply Data Paths 5.210 Floating-Point Multiply, Short Operands (4 Sheets) 5.211 Floating-Point Multiply, Long Operands (4 Sheets) 5.212 Floating-Point Divide Data Paths 5.213 Floating-Point Divide, Long Operands (4 Sheets) 5.214 Floating-Point Divide, Short Operands (4 Sheets) 5.214 Floating-Point Divide, Long Operands (5 Sheets) 5.215 Store, STE (70) — Short Operands (5 Sheets) 5.215 Store, STE (70) — Short Operands; Store, STD (60) — Long Operands 5.216 Group 4: Decimal Instructions GIS for Decimal Add, Subtract, and Compare (3 Sheets) 5.302 Complement Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets) 5.302 Complement Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets) 5.303 Zero and Add (4 Sheets) 5.305 Decimal Multiply (7 Sheets) 5.306 GIS for Pack, Unpack, and Move With Offset 5.305 Decimal Divide (9 Sheets) 5.306 GIS for Pack, Unpack, and Move With Offset 5.309 Pack, Not Word Overlap Sequence 5.310 Unpack, Word Overlap Sequence 5.313 Group 5: Logical Instructions 5.402 Logical AND Instructions 5.403 Logical OR Instructions 5.4040 Logical OR Instructions 5.405 Logical Pack, Unger Instructions 5.406 Logical OR Instructions 5.406 Logical OR Instructions 5.406 Logical Pack, Unger Instructions 5.406 Logical AND Instructions 5.406 Logical AND Instructions 5.406 Logical AND Instructions 5.406 Logical AND Instructions 5.406 Logical Pack, Unger Instructions 5.406 Logical AND Instructions 5.406 Lo
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Product-Quotient Bit Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic (Bit 47) 4-411 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-414 Parallel Adder Set-Condition-Code Logic 4-416 Group 7: SCI SCI Request Sensing and Gating Logic 4-601 STAT B Logic 4-601 SCI Control Logic for CE Clock <td< td=""><td> Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands</td></td<>	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Adder Product Logic Colspan="2">Adder Add Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Parity Predict Logic 4-408 Gate Control Triggers for 'B+T' Micro-order 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-411 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Excess 6 Logic 4-415 Parallel Adder Set-Condition-Code Logic 4-616 <td< td=""><td> Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands 5.205 </td></td<>	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands 5.205
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Parity Predict Logic 4-408 Gate Control Triggers for 'B-T' Micro-order 4-408 Gate Control Triggers for 'B-T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic, PA(48-55) 4-411 Parillel Adder Half-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Set-Condition-Code Logic 4-501 Group 6: Status and Control Triggers STAT B Logic 4-601	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands 5-205
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders 4-401 Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Correction Logic for SAL(0-3) 4-403 Decimal Correction Logic for SAL(0) 4-406 Serial Adder Profuctons, SAL(0) 4-406 Serial Adder Profuct-Quotient Bit Logic 4-407 Gate Control Triggers for 'B+T' Micro-order 4-408 Gate Control Triggers for 'B+T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-411 Parity Generation, PAL(48-55) 4-412 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Full-Sum Checking Logic, PA(48-55) 4-414 Parallel Adder Set-Condition-Code Logic 4-416 Group 6: Status and Control Triggers STAT B Logic 4-601 Group 7: SCI SCI SCI Control Logic for CE Clock 4-603	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands (5 Sheets) . 5-205 Floating-Point Add, Subtract, and Compare — Short Operands (5 Sheets) . 5-206 Floating-Point Add, Subtract, and Compare — Long Operands (5 Sheets) . 5-207 Halve, HDR (24) — Short Operands . 5-209 Floating-Point Multiply Data Paths . 5-209 Floating-Point Multiply Data Paths . 5-210 Floating-Point Multiply, Short Operands (4 Sheets) . 5-211 Floating-Point Multiply, Long Operands (4 Sheets) . 5-212 Floating-Point Divide Data Paths . 5-213 Floating-Point Divide, Short Operands (4 Sheets) . 5-214 Floating-Point Divide, Long Operands (4 Sheets) . 5-215 Store, STE (70) — Short Operands (5 Sheets) . 5-215 Store, STE (70) — Short Operands; Store, STD (60) — Long Operands . 5-216 Complement Add Squence for Decimal Add, Subtract, and Compare (3 Sheets) . 5-216 Complement Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets) . 5-302 Complement Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets) . 5-304 Decimal Multiply (7 Sheets) . 5-305 Decimal Divide (9 Sheets) . 5-305 Decimal Divide (9 Sheets) . 5-305 Decimal Divide (9 Sheets) . 5-306 GIS for Pack, Unpack, and Move With Offset . 5-307 Pack, Not Word Overlap Sequence . 5-309 Unpack, Not Word Overlap Sequence . 5-310 Move With Offset, Not Word Overlap Sequence . 5-311 Move With Offset, Not Word Overlap Sequence . 5-311 Move With Offset, Not Word Overlap Sequence . 5-312 Move With Offset, Word Overlap Sequence . 5-313 Group 5: Logical Instructions . 5-403 Logical Compare Instructions . 5-403 Logical Shift Instructions . 5-404 Logical Shift Instructions . 5-405 Logical Shift Instructions . 5-405 Logical Shift Instructions . 5-410
Local Storage Read/Write Controls 4-301 9020 Out Bus to LS Data Bus Gating Logic 4-302 LS Bus Parity Generation or Check 4-303 Group 5: Serial and Parallel Adders Serial Adder Input Bus Logic 4-401 Carry Lookahead Logic, SAL(0-3) 4-402 Decimal Add 6 Logic 4-403 Decimal Correction Logic for SAL(0-3) 4-404 Invalid Digit Logic 4-405 Logical Functions, SAL(0) 4-406 Serial Adder Parity Predict Logic 4-407 Serial Adder Parity Predict Logic 4-408 Gate Control Triggers for 'B-T' Micro-order 4-408 Gate Control Triggers for 'B-T' Micro-order 4-409 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic (Bit 47) 4-410 Parallel Adder Bit-Position Logic, PA(48-55) 4-411 Parillel Adder Half-Sum Checking Logic, PA(48-55) 4-412 Parallel Adder Half-Sum Checking Logic, PA(48-55) 4-413 Parallel Adder Set-Condition-Code Logic 4-501 Group 6: Status and Control Triggers STAT B Logic 4-601	Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) — Long Operands 5-205


Draich on mack right, DAR (60), Branch on Index Low of Equal,	DEFEAT INTERIOR CANAL CASE
BXLE (87) (3 Sheets)	DEFEAT INTERLEAVING Switch Gating 6-11
Execute, EX (44) (2 Sheets)	RATE Switch Logic
	Instruction Step Routine
Group 7: Status Switching Instructions	Single-Cycle and Single-Cycle-Inhibit Routine 6-14
Load PSW, LPSW (82)	Repeat Instruction Switch Logic 6-15
Set Program Mask, SPM (04)	Repeat Instruction Switch Routine 6-16
Set System Mask, SSM (80)	ROS TRANSFER and REPEAT ROS ADDRESS Switch Gating 6-17
Supervisor Call, SVC (0A)	Storage Ripple Loop (Store and Display) Routine 6-18
Set Storage Key, SSK (08)	Wait State Gating
Insert Storage Key, ISK (09)	Wait State Microprogram Routine 6-20
Write Direct, WRD (84)	Disable Interval Timer Logic
Read Direct, RDD (85)	CE Check Control and Inhibit CE Hardstop Switches, Logic and Error
Diagnose (83) (3 Sheets)	Controls
	Pulse Mode Controls
Group 8: I/O Instructions	Pulse Mode Operation
I/O Instructions	LOG OUT Pushbutton Logic
·	SCAN MODE, ROS/PROC/FLT Switch Logic 6-26
Group 9: Multiple Computing Element Instructions	FLT BACKSPACE Pushbutton Logic and Flow 6-27
	1052 Adapter Unit
Load Identity, LI (0C)	1052 Adapter Initial Selection – Read, Write, Sense 6-29
Insert ATR, IATR (0E)	1052 Adapter Data Transfer – Write 6-30°
Delay, DLY (0B)	1052 Adapter Data Transfer – Read 6-31
Store PSBAR, SPSB (A0)	1052 Adapter Ending Sequence
Load PSBAR, LPSB (A1)	1052 Adapter Sense and Status Bytes
Move Word, MVW (D8) (3 Sheets)	1032 Adapter Sense and Status Bytes
Start I/O Processor, SIOP (9A)	C A. M. I. da Frankrise
Set Address Translator, SATR (0D), Execution in Issuing CE (6 Sheets) 5-808	Group 2: Maintenance Features
Set Address Translator, SATR (0D), Execution in Receiving CE (3 Sheets) 5-809	Scan Data and Control
Set Configuration, SCON (01) (6 Sheets)	Scan Clock
Test and Set, TS (93)	FLT Clock
	Scan Counter Latches and Decrementer 6-104
Group 10: Display Instructions	Scan Storage Address Generator
Repack Symbols, Simplified Flow Chart	FLT Counter Decrementing
Repack Symbols, RPSB (0F) (21 Sheets)	Scan-Out Bus Data Flow
Convert and Sort Symbols, CSS (02) (10 Sheets)	Logout Control Logic
Convert Weather Lines, Simplified Flowchart	Scan-Out Path For One Bit
Convert Weather Lines, CVWL (03) (9 Sheets) 5-905	Maintenance Mode Stop Clock Logic 6-110
Load Chain, LC (52)	Scan Control Triggers
	Scan Control of ROS Microbranching 6-117
MANUAL CONTROLS AND MAINTENANCE FEATURES	CE Scan/IOCE Interface
Group 1: 7201-02 CE Console Controls	Logout Sequence (2 Sheets)
CE Control Panel (2 Sheets)	ROS Test Sequence (5 Sheets)
CE Roller Switch Indicators (2 Sheets)	FLT Sequence (5 Sheets)
Pushbutton Signal Generation (2 Sheets)	CE Logword Formats (3 Sheets)
Stop Loop Routine (2 Sheets)	SE Logword Formats
Stop Loop Monitored Pushbutton Gating	DE Logword Formats
	DD DOG TOTAL CAMBRID
Stop, Manual, Address Compare Triggers, and Block Interrupt Latch	Group 3: DE Wrap Operation
(2 Sheets)	DE Wrap Bus Controls
CE Machine Reset and Force Address	DE WIRP DUS COMMONS
System Operation: IPL or PSW Restart 6-8A	INDEX
Subsystem Operation: IPL or PSW Restart 6-8B	INDEA
Common Routine: IPL or PSW Restart (2 Sheets) 6-9	#27 - 1050 A 1
	Wall to a 1000 A double is sould only with the 0000E continuention


ABBREVIATIONS

ABC	AB register byte counter	DA	dash
ac	alternating current	DAR	diagnose accessible register
ACR	Automatic Carrier Return	DARM	diagnose accessible register mask
adr	address, addressed, addressing	DAU	Data Adapter Unit
ALD	automated logic diagram	đe	direct current
ALTN	Alternate	DCP	Display Channel Processor
amp	ampere	DE	Display Element
APSA	alternate preferential storage area	dec	decimal
ASC	address store compare	dec div	decimal divide
ATC	air traffic control	dec ovflo	decimal overflow
ATN	alternate test number	DG	Display Generator
ATR	address translation register	Disc	disconnect
Attn	attention	dly	delav
Aux	Auxiliary Magnet	Dply	display
		dsbl	disable
7 CT		DX	first byte in a series of destination bytes
BCD	binary-coded decimal	DX+1	second byte in a series of destination bytes
BCU	bus control unit (alternate terminology for SCI)	DX+2	third byte in a series of destination bytes
BL	blink		
BR	brightness	ELC	element check
BSM	basic storage module	end op	end operation
		EOB	end of block
C	capacitor	EOL	End-of-Line
CAS	control automation system	EPO	emergency power off
CAW	channel address word	ERSLT	expected result
CB	circuit breaker	EXC	Executive Control Program
CC .	condition code, also Configuration Console	exp ovflo	exponent overflow
CCC	Central Computer Complex	exp unflo	exponent underflow
CCR	configuration control register	· · · · · · · · · · · · · · · · · · ·	•
CCW	channel command word	F	fuse
CE	Computing Element	FEMDM	Field Engineering Maintenance Diagrams Manual
Charistic	Characteristic	FEMI	Field Engineering Manual of Instruction
CLD	control automation system logic diagram	FEMM	Field Engineering Maintenance Manual
Cmd	command	FETOM	Field Engineering Theory of Operation Manual
CPU	Central Processing Unit (alternate terminology for CE)	fix-pt ovflo	fixed-point overflow
CR	diode or Carrier Return	FLT	fault locating test
CROS	capacitive read-only storage	flt-pt div	floating-point divide
CSW	channel status word	FMTN	Format New
CT	conditional terminate	FMTO	Format Old
CTC	channel-to-channel	FMTW	Format Weather
CU	Control Unit	FPR	Floating-point register
CVG	Character Vector Generator	fract	fraction


		707.17	
GIS	general initialization sequence	PSBAR	preferential storage base address register
GPR	general-purpose register	PSW	program status word
		PVD	Plan View Display
hex	hexadecimal		
Hz	Hertz	R	resistor
		RCU	Reconfiguration Control Unit
IC	instruction counter	reg	register
ICR	inhibit carrier return	RKM	Radar Keyboard Multiplexor
IDES	inhibit display element stop	ROS	read-only storage
I-Fetch	instruction fetching	ROSAR	read-only storage address register
ILC	instruction length code	ROSBR	read-only storage backup register
ILOS		ROSDR	
	inhibit logout stop		read-only storage data register
Init	initial	RST	Reset
I/O	input/output		
IOCE	Input/Output Control Element	SAA	serial adder A-side
IPL	initial program load	SAB	storage address bus, also serial adder B-side
		SAL	serial adder latch
K	kilo; also relay	SATR	set Address Translation Register
kHz	kilohertz	SBA	serial adder bus A
		SBB	serial adder bus B
LAB	logical address bus	SC	System Console
LADS	Logic Automation Documentation System	SCI	storage control interface
	•	SCON	set Configuration Control Register
LAL	local storage address latches	SCOPEX	scoping index
LAR	local storage address register		
LC	lower case	SCR	silicon-controlled rectifier
\mathbf{LF}	line feed	SDBI	storage data bus in
LOS	logout stop	SDBO	storage data bus out
LS	local store	SE	Storage Element
LSWR	local storage working register	Sel	select
		Serv	service
MACH	maintenance and channel (storage)	signif	significance
	maximum	SLT	solid logic technology
max		SMMC	system maintenance monitor console
MC	machine check	SMS	•
MCW	maintenance control word		standard modular system
mHz	megahertz	SOROS	scan out read-only storage
MMSC	maintenance mode stop clock	spec	specification
Mple	Multiple	SRL	Systems Reference Library
MPR	multiplier	SSU	storage switching unit
MPX	multiplex	STAT	status trigger
ms	millisecond	STC	ST register byte counter
		stg	storage
NDT	new descriptor tables	SU	switch unit
	no operation	sync	synchronizing
no op	•	sy ne	sy nemonizing
NRM	new refresh memory	т	tuonofo
NRMA	new refresh memory address	T	transformer
ns	nanosecond	TC	time clock (interval timer)
		TCU	tape control unit
OBS	on battery signal	T(DX)	table byte specified by DX
ODT	old descriptor tables	T(DX+1)	table byte specified by DX+1
op code	operation code	TIC	transfer in channel
oper	operation	TN	test number
opr	operand	T/R	tilt/rotate
ORM	old refresh memory	TU	tape unit
	•	• •	
ORMA	old refresh memory address	uc	upper case
OTC	out of tolerance check	uc uf	microfarad
P	parity	usec	microsecond
PAA	parallel adder A-side	UT	unconditional terminate
PAB	parallel adder B-side		
PAL	parallel adder latch	\mathbf{v}	volt
PB	pushbutton	\mathbf{VFL}	variable-field length
pf	picofarad	VFR	visual flight rules
	-		· ·
PK	power contactor	Xlat	translate
PP	partial product	12140	-a waavaw by
PQ	partial quotient	_	
priv oper	privileged operation	<u>≥</u>	greater than or equal to
proc	process	A ≥ < < < < < < < < < < < < <	greater than or equal to
prog	program	É	
PROSAR A	previous read-only storage address register A	<u>></u>	less than or equal to
PROSAR B	previous read-only storage address register B	≤	less than or equal to
prot	protection	-	equal to
PS	protection power supply		_
PSA	proferential storage address	#	not equal to
	-	&	and
PSBA	preferential storage base address		







7201-02 FEMDM (7/70) 1-1, Sh 2







Diagram 1-2. ROS Test Flowchart (Sheet 2 of 3)






Resistance	Readings

2

Condition	From Sense Amp Input to	Resistance
Normal ·	DC return. Any other sense amp input. Any drive/balance line.	16.5 ohms 33.0 ohms Open
Sense - sense line short	DC return. Input of sense amp to which it is shorted. Any other sense amp input. Any drive/balance line.	8.25 ohms 0 ohm 24.75 ohms Open
Sense – DC return short	DC return. Any other sense amp input. Any drive/balance line.	0 ohm 16.5 ohms Open
Sense – drive/balance line short	DC return. Drive/balance line to which it is shorted. Any drive/balance line in same or opposite plane, except line to which it is shorted.	16.5 ohms 0 ohm 200 ohms plus short resistance
	Any drive/balance line not insame or opposite plane.	Open

Diagram 1-2. ROS Test Flowchart (Sheet 3 of 3)

G






Diagram 1-3. FLT Flowchart




Diagram 3-1. Fixed Point Instruction Data Flow

Н

7201-02 FEMDM (7/70) 3-1




Diagram 3-2. Floating-Point Instruction Data Flow




Diagram 3-3. Decimal and Logical Instruction Data Flow




Diagram 3-4. Branching Instruction Data Flow

3-4 (7/70

G




Diagram 3-5. Status Switching Instruction Data Flow

Н

2701-02 FEMDM (7/70) 3-5




Diagram 3-7. Multiple Computing Element Instruction Data Flow

2

•

3

 \blacksquare

4

 \blacksquare

31 32

Main Storage Area

5

6

9




Diagram 3-8. Display Instruction Data Flow






Diagram 4-1. Clock Control Logic



Ideal Waveform At Output Of Each AND After Inversion:



6

Notes:

- Heavy portion of timing signals indicates the active portion for the signal function.
- 2. The two letter notation within the AND's is the block serial number on ALD KC021.

†Inverter block is part of logic block.

Diagram 4-2. Reference Oscillator

С

D

Ε

G

Ε




Diagram 4-3. CE Clock Signal Generator






Diagram 4-101. ROSAR (0-5) Logic

D

Ε

4-101 (7/70)








Diagram 4-104. ROSAR (11) Logic




Diagram 4-105. ROS Addressing and Data Flow (Sheet 1 of 2)





Diagram 4-105. ROS Addressing and Data Flow (Sheet 2 of 2)






Diagram 4-107. ROS Data Register

F

G

Н

2701-02 FEMDM (7/70) 4-107




Diagram 4-201. Q-Register B-Field Transfer Controls




Diagram 4-202. R-Register Transfer to LAL

4-201, 202 (7/70)

G




Diagram 4-203. E-Register Incrementer, Bits 14 and 15


Ε

F

G

Н

2701-02 FEMDM (7/70) 4-203



3

6

Diagram 4-204. E-Register Parity Prediction after Incrementing

В




Diagram 4-205. Parity Adjustment for IC (21, 22) Stepping




Diagram 4-206. S-Register, Bits 15 and 16




Diagram 4-207. AB Byte Counter

Ε

G




Diagram 4-208. ST Byte Counter

F

G




Diagram 4-209. Mark Trigger Logic

G

Н

7201-02 FEMDM (7/70) 4-209





Diagram 4-210. CCR Output Logic and Control Paths (Sheet 1 of 3)

Gate Ext Bus to CCR






Diagram 4-210. CCR Output Logic and Control Paths (Sheet 3 of 3)

parity bits.

3. XY register is reset on receipt of either FMTO; FMTN-1, -2, -7;

or FMTW-0.

BL = Blink bit

DA = Dash

S = Symbol size

DL = Dash length

 $\Delta XS = Sign of \Delta X2$

* = Not used

C0 = Character at major position
C1 = Character at secondary position

7201-02 FEMDM (7/70)

assume an RPSB instruction and an FMTN micro-order and assume bit 8 is to be traced. Refer to the RPSB instruction chart, FMTN portion,

XY register. Find bit 8 in the XY register and follow the line up to the specific micro-order. If the specific micro-order is an FMTN-7, bit 8




Diagram 4-211. LM to XY Reformatting via Mixer (Sheet 2 of 2)

D

Ε

G





Diagram 4-212. XY Register Parity Prediction Logic




6

C Diagram 4-213. Select Register - Select Signal Generation and Response Reset

4-213 (7/70)

Ε

G






Diagram 4-302. 9020 Out Bus to LS Data Bus Gating Logic

G




Diagram 4-303. LS Bus Parity Generation or Check

G

Н

7201-02 FEMDM (7/70) 4-303





Diagram 4-401. Serial Adder Input Bus Logic

E



B - Side




Diagram 4-402. Carry Lookahead Logic, SAL(0-3)




Diagram 4-403. Decimal Add 6 Logic

Н

6




Diagram 4-404. Decimal Correction Logic For SAL (0-3)




Diagram 4-405. Invalid Digit Logic

SBA(0) Bit Carry (0) Α SBB(0) AS001 Bit Transmit (0) OR A AS001 Half Sum (0) Α AND SAL(0) L OR T AS001 В OER T TROS Micro-order

3

5

6

Diagram 4-406. Logical Functions, SAL (0)

2





Diagram 4-407. Serial Adder Parity Predict Logic

G

Н


7201-02 FEMDM (7/70) 4-406, 407



6

5

Diagram 4-408. Serial Adder Product-Quotient Bit Logic






Diagram 4-409. Gate Control Triggers for 'B + T' Micro-order

F

G




Diagram 4-410. Parallel Adder Bit-Position Logic (Bit 47)

F

G

Н

2701-02 FEMDM (7/70) 4-410




Diagram 4-411. Parallel Adder Carry Lookahead Logic




Diagram 4-412. Parity Generation, PAL (48-55)

G

Н

7201-02 FEMDM (7/70) 4-412

6




Diagram 4-413. Parallel Adder Half-Sum Checking Logic, PA (48-55)

G

3

Diagram 4-414. Parallel Adder Full-Sum Checking Logic, PA(48-55)

AP801


Ε

G

Н

2

7201-02 FEMDM (7/70) 4-414



C Diagram 4-415. Parallel Adder Excess 6 Logic




Diagram 4-416. Parallel Adder Set-Condition-Code Logic




Diagram 4-501. STAT B Logic

Ε

F

G

Gate F Reg to Key Bus

Store

Normal Operation

Double Cycle

Set Key

MC181

Position 1 Bit 4

Insert Key

Ε

Decode Insert Key

Clock

•

E Reg 45 = 01

Not Compare Logical (Op Code 95)

⊕

I-Fetch Reset

Early Accept

Master Reset Invalid Address

D Request Tgr A

Not Block I-Fetch




Diagram 4-602, Address Decode and Gating Logic




Diagram 4-603. SCI Control Logic for CE Clock

D

Ε

D

Ε




Diagram 4-604. Invalid Address and Frame Stopped Logic (Sheet 1 of 2)




Diagram 4-604. Invalid Address and Frame Stopped Logic (Sheet 2 of 2)




Diagram 4-605. Storage Timeout Logic

D

Ε

F

G





Diagram 4-606. Error Handling Logic








Diagram 4-608. PSBAR Operations





E Diagram 4-609. Page Control Logic and Timing

Α

В


С

F

G

Н

7201-02 FEMDM (7/70) 4-609



6

Diagram 4-610. SAB Parity Conversion Logic

4 ·

5

6

Diagram 4-611. Detailed SCI Functional Sequence (Sheet 1 of 2)

2

3




Diagram 4-611. Servicing of Storage Requests in Single-Cycle Mode (Sheet 2 of 2)


Н

С

D

Ε

Ingate (3-cycle)







Diagram 5-1. Operand Prefetching During End Op

Н

7201-02 FEMDM (7/70) 5-1



D Diagram 5-2. Instruction Requests During End Op

DIAGRAM 5-2. INSTRUCTION REQUESTS DURING END OP




Diagram 5-3. Instruction Requests During Early End Op




Diagram 5-4. Branch Requests

Ε

G

7201-02 FEMDM (7/70) 5-4




Diagram 5-5. Selection of I-Fetch Sequence

5-5 (7/70)

G




Diagram 5-6. RR I-Fetch




Diagram 5-7. One-Cycle RR I-Fetch




Diagram 5-8. Two-Cycle RR I-Fetch

•

D

Ε

F

>

G




Diagram 5-9. RX I-Fetch




Diagram 5-10. One-Cycle RX, RS, and SI I-Fetch

7201-02 FEMDM (7/70) 5-10





Diagram 5-11. Two-Cycle Indexed RX I-Fetch



E Diagram 5-12. Two-Cycle Non-Indexed RX, RS, and SI I-Fetch

Н

6

If shift instruction has been fetched:
(1) actions referred to in Note 4 also occur if request for new instructions was issued two cycles before end op, and (2) first execution cycle branches to second cycle per PAL(58–63).

First execution cycle branches to second cycle per D(18-22).

Branch to 1st ROS word of execution sequence per 'E(04-07) → ROA

Diagram 5-13. RS and SI I-Fetch

Branch to 1st ROS

word of execution sequence per 'E(02-07)—➤ ROA' micro-order. RS Format:

5

Op Code	RI	R3	B2	D2	
0	7.8 11	12 15	16 10	20	31

6

STTOTINGT.			
Op Code	12	B1	Dì

- Purpose:

 1. Transfer contents of LS register specified by E(8-11) to S and T. (This is 1st operand for RS instructions only.)

 2. Compute address of storage operand and transfer to D. (For RS instructions, this is address of 2nd operand.)

 3. Request operand from main storage (see Note 3).

- Initial conditions if I-Fetch is not blocked:
 1. First halfword of instruction is transferred to E; 2nd halfword is in Q.
 2. Contents of LS register specified by B field are transferred to T.

Notes : 1. IC Incrementing and Q to R Transfer:

Conditio	ons at End Op		Nova On Code Wood
IC(21,22)	Position in Q	incremented IC(21,22)	Next Op-Code Word Transferred to R From
00		10	Q(32-47)
01	†	11	Q(48-63)
10	†	00	Not Yet in Q
11 - {		01	Q(16-31)

does not result if shift instruction is being fetched and request is issued two cycles early.

- Incrementing of IC, transferring of Q to R, and setting of I-Fetch sequencers are inhibited if 'execute in progress' trigger is set.
- 3. 'RESET' micro-order:
 a. Inhibits setting of 'D sync' trigger if fetching MVI, STM, TS, shift, or I/O instruction.
 b. Resets '3-cycle request' trigger (causing 4-cycle request) if fetching BXH or BXLE instruction.
 c. Resets STAT's, Edit controls, STC, and ABC.
- 4. I-Fetch sequencers 1 and 3 gate SDBO to Q during 2nd execution cycle, and transfer Q(0-15) to R if IC(21, 22) = 10 during previous end op.

С

D

Ε

G




Diagram 5-14. SS I-Fetch (Sheet 1 of 2)




Diagram 5-14. SS I-Fetch (Sheet 2 of 2)





Diagram 5-15. I-Fetch Sequences (Sheet 1 of 2)

Ε

G



2. Also, gate Q(0-15) to R(0-15) if IC(21,22) = 00 (ALD DR071).

3. Z = [Not (Predecode branch + Predecode SS + Execute)] • [IC21, 22 = 10 + (IC 21, 22 = 01 • Predecode not RR).

B. 1-Fetch Sequencer Timing Chart

Diagram 5-15. I-Fetch Sequencers (Sheet 2 of 2)

G

F8

KD501

0→STAT D

Diagram 5-16. Block I-Fetch Trigger

STAT G

D


Ε

G

Н

7201-02 FEMDM (7/70) 5-16

Diagram 5-17. Timer Exceptional Condition







Diagram 5-18. CPU Store In Progress Exceptional Condition

Ε

F

G



G Diagram 5-19. Machine Check Interruption




Diagram 5-20. Non-Branch Setting of Interrupt Code Triggers





Diagram 5-21. SPEC Y-Branch Setting of Interrupt Code Triggers








Diagram 5-22. Program Interruption

7201-02 FEMDM (7/70) 5-22





• RR Format:

Diagram 5-23. Supervisor Call Interruption

5-23 (7/70)

G

Н

С




Diagram 5-24. External Interruption




Diagram 5-25. I/O Interruption (Sheet 1 of 2)




Diagram 5-25. I/O Interruption (Sheet 2 of 2)






Diagram 5-26. Common Interruption Routine








Diagram 5-27. Manual Control Exceptional Conditions




Diagram 5-28. Program Store Compare Exceptional Condition




Diagram 5-29. Invalid Instruction Address Test Exceptional Condition (Sheet 1 of 2)

Н

7201-02 FEMDM (7/70) 5-29, Sh 1





Diagram 5-29. Invalid Instruction Address Test Exceptional Condition (Sheet 2 of 2)







Diagram 5-30. Test for Q-Register Refill Exceptional Condition



B Diagram 5-101. Load, LR (18); Load, L (58)




Diagram 5-102. Load Halfword, LH (48)




Diagram 5-103. Load and Test, LTR (12)




Diagram 5-104. Load Complement, LCR (13)




Diagram 5-105. Load Positive, LPR (10)




Diagram 5-106. Load Negative, LNR (11)

Ε

G

Н

R1 R2

- Purpose: Load 2nd operand (unchanged if negative, 2's complemented if positive; in GPR per R2) into 1st operand location (in GPR, per R1).
- Conditions at start of execution:

RR format:

Instruction is in E.
 Ist operand is in A, B, and D (not used).
 2nd operand is in S and T.

5




Diagram 5-107. Load Multiple, LM (98)




Diagram 5-108. Fixed-Point Add-Type Instructions (Sheet 1 of 2)




Diagram 5-108. Fixed-Point Add-Type Instructions (Sheet 2 of 2)





Diagram 5-109. Fixed-Point Multiply (Sheet 1 of 3)



Fullword [E(3) = 1]

End op.

Yes

Gate S to PAA, PAL

to T, and T to GPR

per R1 + 1.

No (Halfword)

Gate S to PAA, PAL

to T, and T to GPR

per R1.

Diagram 5-109. Fixed-Point Multiply (Sheet 2 of 3)

G




Diagram 5-109. Fixed-Point Multiply (Sheet 3 of 3)

Ġ

Н

7201-02 FEMDM (7/70) 5-109, Sh 3




Diagram 5-110. Fixed-Point Divide (Sheet 1 of 6)




Diagram 5-110. Fixed-Point Divide (Sheet 2 of 6)




Diagram 5-110. Fixed-Point Divide (Sheet 3 of 6)




Diagram 5-110. Fixed-Point Divide (Sheet 4 of 6)

Termination, Quotient in 2's Complement Form

Diagram 5-110. Fixed-Point Divide (Sheet 5 of 6)

End op.

2




Diagram 5-110. Fixed-Point Divide (Sheet 6 of 6)

Ε

G




Diagram 5-111. Convert to Binary, CVB (4F) (Sheet 1 of 2)





Diagram 5-111. Convert to Binary, CVG (4F) (Sheet 2 of 2)







Diagram 5-113. Store, ST (50)

G

Н

7201-02 FEMDM (7/70) 5-113



6

B2

Purpose: Store halfword 1st operand (in GPR, per R1) into 2nd

Conditions at start of execution:

1. 1st 16 bits of instruction are in E.

2. 1st operand is in S and T.

3. 2nd operand address is in D.

4. Main storage request for 2nd operand has been issued per D (not used).

R1 X2

40

operand location (in storage).

Diagram 5-114. Store Halfword, STH (40)




Diagram 5-115. Store Multiple, STM (90) (Sheet 1 of 2)

Ε

F

G





Diagram 5-115. Store Multiple, STM (90) (Sheet 2 of 2)






Diagram 5-116. Shift Left Single, SLA (8B) (Sheet 1 of 2)




Diagram 5-116. Shift Left Single, SLA (8B) (Sheet 2 of 2)




Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 1 of 4)




Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 2 of 4)





Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 3 of 4)



F Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 1 of 3)

G




Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 2 of 3)

Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 3 of 3)

2




Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 1 of 4)





Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 2 of 4)

6

Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 3 of 4)

G






Diagram 5-201. Save Signs and Insert Sign Functions, and CC Setting $\,$

F

G




Diagram 5-202. Load, LER (38) - Short Operands; Load, LDR (28) - Long Operands

Ε

F

G




Diagram 5-203. Load, LE (78) - Short Operands; Load, LD (68) - Long Operands

Diagram 5-204. Load Positive, LPER (30); Load Negative, LNER (31); Load and Test, LTER (32); Load Complement, LCER (33) - Short Operand

6

Diagram 5-205. Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) - Long Operands

G




Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 1 of 5)





Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operancs (Sheet 2 of 5)



H Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 3 of 5)




Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 4 of 5)

Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 5 of 5)

Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 1 of 5)




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 2 of 5)

Н

7201-02 FEMDM (7/70) 5-207, Sh 2




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 3 of 5)

Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 4 of 5)




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 5 of 5)




Diagram 5-208. Halve, HER (34) - Short Operands

F

G

Н

7201-02 FEMDM (7/70) 5-208




Diagram 5-209. Halve, HDR (24) - Long Operands

G.




Diagram 5-210. Floating-Point Multiply Data Paths




Diagram 5-211. Floating-Point Multiply, Short Operands (Sheet 1 of 4)




Diagram 5-211. Floating-Point Multiply, Short Operands (Sheet 2 of 4)





Diagram 5-211. Floating-Point, Short Operands (Sheet 3 of 4)






Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 1 of 4) $\,$




Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 2 of 4)




Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 3 of 4)




Diagram 5-212. Floating-Point Multiply, Long Opernads (Sheet 4 of 4)




Diagram 5-213. Floating-Point Divide Data Paths




Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 1 of 4)




Figure 5-214. Floating-Point Divide, Short Operands (Sheet 2 of 4)




Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 3 of 4)

6





Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 4 of 4)







Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 2 of 5)






Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 4 of 5)





Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 5 of 5)




6

Diagram 5-216. Store, STE (70) - Short Operands; Store, STD (60) - Long Operands

F

G









Diagram 5-302. True Add Sequence for Decimal Add, Subtract, and Compare (Sheet 1 of 3)






Diagram 5-302. True Add Sequence for Decimal Add, Subtract, and Compare (Sheet 3 of 3)




Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 1 of 3)




Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 2 of 3)




Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 3 of 3)




Diagram 5-304. Zero and Add (Sheet 1 of 4)




Diagram 5-304. Zero and Add (Sheet 2 of 4)

Ε




Diagram 5-304. Zero and Add (Sheet 3 of 4)

Ε





Diagram 5-304. Zero and Add (Sheet 4 of 4)







Diagram 5-305. Decimal Multiply (Sheet 1 of 7)

Ε






Diagram 5-305. Decimal Multiply (Sheet 3 of 7)




Diagram 5-305. Decimal Multiply (Sheet 4 of 7)




Diagram 5-305. Decimal Multiply (Sheet 5 of 7)

H Diagram 5-305. Decimal Multiply (Sheet 6 of 7)




Diagram 5-305. Decimal Multiply (Sheet 7 of 7)




Diagram 5-306. Decimal Divide (Sheet 1 of 9)

2

Diagram 5-306. Decimal Divide (Sheet 2 of 9)

Sheet 3

5

6

- Purpose: Divide 1st operand (in storage) by 2nd operand (in storage) and place result into 1st operand location (quotient is leftmost in 1st operand location; remainder is rightmost).
- Conditions at end of 1-Fetch:
- Main storage request for doubleword containing low-order byte of 1st operand (dividend) has been issued per D.
- D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
- IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand (divisor).

Ģ




Diagram 5-306. Decimal Divide (Sheet 4 of 9)

Α

В

С

Ε

G





Diagram 5-306. Decimal Divide (Sheet 5 of 9)

Н

7201-02 FEMDM (7/70) 5-306, Sh 5






Diagram 5-306. Decimal Divide (Sheet 7 of 9)

₂,▼ ▼

Diagram 5-306. Decimal Divide (Sheet 8 of 9)

▼ 3

2

Diagram 5-306. Decimal Divide (Sheet 9 of 9)




Diagram 5-307. GIS for Pack, Unpack, and Move With Offset




Diagram 5-308. Pack, Not Word Overlap Sequence




Diagram 5-309. Pack, Word Overlap Sequence




Diagram 5-310. Unpack, Not Word Overlap Sequence




Diagram 5-311. Unpack, Word Overlap Sequence




Diagram 5-312. Move With Offset, Not Word Overlap Sequence






Diagram 5-313. Move With Offset, Word Overlap Sequence



F Diagram 5-401. GIS for Logical Instructions

Н

6



Set CC to 0.

D. Compare Logical, CLC (D5)

Set CC to 1.

Set CC to 2.

Diagram 5-403. Logical Compare Instructions


Set CC to 1.

Set CC to 2.

Н

Set CC to 0.


B. Compare Logical, CL (55)



D. OR, OC (D6)

Diagram 5-405. Logical OR Instructions

G






Diagram 5-407. Test Under Mask, TM (91)




Diagram 5-408. Insert Character, IC (43); Store Character, STC (42)




Diagram 5-409. Load Address, LA (41)




Diagram 5-410. Translate, TR (DC); Translate and Test, TRT (DD)

D

Ε


F

G

5

2

3



D

Ε

F

G




Diagram 5-501. Branch On Condition, BCR (07); BC (47) (Sheet 1 of 2)

Ε

G




Diagram 5-501. Branch On Condition, BCR (07); BC (47) (Sheet 2 of 2)





Diagram 5-502. Branch and Link, BALR (05) (Sheet 1 of 2)

D

Ε

F

G






Diagram 5-503. Branch and Link, BAL (45) (Sheet 1 of 2)




Diagram 5-503. Branch and Link, BAL (45) (Sheet 2 of 2)





Diagram 5-504. Branch On Count, BCTR (06); BCT (46) (Sheet 1 of 2)






Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 1 of 3)







Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 2 of 3)

Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 3 of 3)







5

Diagram 5-602. Set Program Mask, SPM (04)

- RR Format:
- Replace CC and program mask (bits 34–39) of current PSW with bits 2–7 of 1st operand (in GPR, per R1).
- Conditions at start of execution:
 - 1. Instruction is in E.
 - 1st operand is in A, B, and D.
 2nd operand is not used.
- Bits 2–7 of 1st operand may have been loaded from PSW-register by a previous Branch and Link instruction.
- Program mask format (set mask bit permits interruption):
 Bit 36 Fixed-point overflow mask.
 Bit 37 Decimal overflow mask.
 Bit 38 Exponent underflow (floating-point)
 - mask. Bit 39 Significance (floating-point) mask.

5-602 (7/70)

G

С

D

Ε

F





Diagram 5-603. Set System Mask, SSM (80)

Н

• `SI Format

5



6

- Purpose: Replace system mask (bits 0-7 and 16-19) of current PSW with byte designated by storage operand address and bits 0-3 of the following byte.
- Conditions at start of execution:
 First 16 bits of instruction are in E.
 Storage operand address is in D.
 Storage request has been issued per D.
 System mask format:




Diagram 5-604. Supervisor Call, SVC (0A)

С

D

• RR Format: 0A

3

Cause supervisor call interruption; replace old-PSW(24–31) with I-field (bits 8–15) of instruction, providing interruption code.

· 6

5

- Conditions at start of execution:
 1. Instruction is in E.
 2. E(8-15) contains interruption code.

5-604 (7/70)

G




Diagram 5-605. Set Storage Key, SSK (08)

Н

• RR Format: R2 R1

V

5

Set storage key (bits 24-28 of 1st GPR, per R1) for 2048-byte storage block (addressed by bits 8-20 of 2nd operand, in GPR per R2) into storage protection logic in main storage.

6

- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D.
 3. 2nd operand is in S and T.
 4. STC = 4 and ABC = 0.

• Format of key in 1st operand:

F = 'fetch protect' bit Match Bits-

- Bits 8–20 of 2nd operand designate which block of 2048 bytes in main storage is to have its key set.
- 'Set key' trigger: ALD MC181; STAT D: ALD KS051.




Diagram 5-606. Insert Storage Key, ISK (09)






Diagram 5-607. Write Direct, WRD (84)





5

Diagram 5-608. Read Direct, RDD (85)

G










Diagram 5-701. I/O Instructions

Η

 Purpose: Loads identity of CE executing instruction into bits 28-31 of GPR specified by R1 field.




Diagram 5-801. Load Identity, LI (0C)


Ε

F

G

Н

7201-02 FEMDM (7/70) 5-801






Diagram 5-802. Insert ATR, IATR (0E)

End Op.

Н

G

End Op.

Yes

Subtract 1 from E(8-15).

E Diagram 5-803. Delay, DLY (0B)

F

G





Diagram 5-804. Store PSBAR, SPSB (A0)

• SI Format




- Purpose: Store contents of logical and physical PSBAR in bit positions 9 19 and 28 31, respectively, at the word location in main storage (specified by 1st operand address).
- Conditions at the beginning of execution:

 1. 1st 16 bits of instruction are in E.

 Operand address (address to store PSBA) is in D.





- Purpose: Load logical PSBAR from a storage location pointed to by the operand. Load physical PSBAR from an ATR slot (selected by bits 9-12 of the newly fetched logical PSBA).
- Conditions at beginning of execution:
 1. 1st 16 bits of instruction are in E.
 2. Operand address (address of new PSBA) is in D.



3

Diagram 5-805. Load PSBAR, LPSB (A1)








Diagram 5-806. Move Word, MVW (D8) (Sheet 3 of 3)




Diagram 5-807. Start I/O Processor, SIOP (9A)




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 1 of 6)

Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 2 of 6)

6

Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 3 of 6)

F

G ·




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 4 of 6)

G

Н

Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 5 of 6)


Set condition code to 2.

В

С

D

Ε



Note: A CE receiving a SATR select signal from another CE must execute a microprogram to ingate the new ATR information. Refer to Diagram 9, MDM for explanation of the SATR instruction in the receiving CE.

F

G

Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 6 of 6)

6

Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 1 of 3)




Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 2 of 3)

Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 3 of 3)




Diagram 5-810. Set Configuration, SCON (01) (Sheet 1 of 6)




Diagram 5-810. Set Configuration, SCON (01) (Sheet 2 of 6)





Diagram 5-810. Set Configuration, SCON (01) (Sheet 3 of 6)






Diagram 5-810. Set Configuration, SCON (01) (Sheet 5 of 6)

The example below shows the basic logic active during the select and response timeouts. CE1 is executing the SCON instruction, and CE2 is receiving the 'scon select'. Similar select and response logic is used for all elements in the system.

2

В

С





Diagram 5-810. Set Configuration, SCON (01) (Sheet 6 of 6)

G



7201-02 FEMDM (7/70) 5-811




Diagram 5-901. Repack Symbols, Simplified Flow Chart




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 1 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 2 of 21)






Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 3 of 21)

7201-02 FEMDM (7/70) 5-902, Sh 3








Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 6 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 7 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 8 of 21)





Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 9 of 21)






Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 11 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 12 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 13 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 14 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 15 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 16 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 17 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 18 of 21)





Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 19 of 21)






Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 21 of 21)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 1 of 10)






Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 2 of 10)









Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 5 of 10)







Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 7 of 10)






Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 9 of 10)





Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 10 of 10)








Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 1 of 9)


Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 2 of 9)

G

Н










Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 6 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 7 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 8 of 9)





Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 9 of 9)

G

Н



5-906 (7/70)

PANEL G

7201-02 FEMDM (7/70) 6-1, Sh 2

PANEL F

•	2	8	V
	DISPLAY NO. 1		DISPLAY 1
	CE SEL ATR	1	CE SEL SATR, G REG, ATR-2
	F REGISTER (READ DIRECT) D REGISTER		
	2 P P P P P P P P P P P P P P P P P P P	2	F REG, D REG
Α	S REGISTER 3	3	S REG (0-31)
	READ ONLY STORAGE ADDRESS REGISTER ROS PREVIOUS ADDRESS REGISTER B 4	4	ROSAR, PROSAR A AND B
	0 1 2 3 4 5 6 7 8 9 10 11 0 1 2 3 4 5 6 7 8 9 10 11 0 1 1 2 3 4 5 6 7 8 9 10 11 0 1 2 3 4 5 6 7 8 9 10 11 SE SELECT REGISTER SELECT REGISTER CE 1 OCE 5 SELECT REGISTER	5	SELECT REG
•	5 P SE/DE P SE SE/DE P SE SE/DE P SE/D		JEEC NO
	6* P 0-7 0 1 2 3 4 5 6 7 8-15 8 9 10 11 12 13 14 15 16-23 16 17 18 19 20 21 22 23 24-31 24 25 26 27 28 29 30 31 MREGISTER	6	L REG*
В	6* P P P P P P P P P P P P P P P P P P P	6	M REG*
D		*Select ROLL	ted via INDICATE ON ER 1 POSITION 6 switch.
	DISPLAY NO. 2		DISPLAY 2
	ADDRESS TRANSLATION REGISTER 1		
	1	1	ATR 1
	PADD FULL SUM — PADD HALF-SUM	2	CHECK REG 1
	T REGISTER 3	3	T REG (32-63)
С	4 W FAA CONTROLS A AB, IC INGATES B LS-T LS-S C ST, D, Q, G, PSW INGATES D F INGT AND EOP E EMIT F MISC CONTROL PART 2 SF G MISC CONTROL PART 1 SG 4	4	ROSDR (0-35)
	X REGISTER		
	5 P 0-7 0 1 2 3 4 5 6 7 8-15 8 9 10 11 12 13 14 15 16-23 16 17 18 19 20 21 22 23 24-31 24 25 26 27 28 29 30 31 5	5	X REG (0-31)
	K REGISTER 6 P 0-7 0 1 2 3 4 5 6 7 8-15 8 9 10 11 12 13 14 15 16-23 16 17 18 19 20 21 22 23 24-31 24 25 26 27 28 29 30 31	6	К RÈG (0-31)
	DISPLAY NO. 3		DISPLAY 3
	STORAGE REQUEST MANUAL CONTROLS FLT CONTROLS		STOR REQ, MAN CTLS,
	TO D FLT KEY KEY CYCLE LTH ADJ INIT ADJ INIT STOP BLOCK PULSE INTRPT ADDR STEP CYCLE SUMM CLOCK TEST TEST SCC SYNC NO REV REV SPACE LOG SOROS DIAG RELEASE TIC GAP		FLT CTLS
D	Q REGISTER 2 P O-7 O 1 2 3 4 5 6 7 8-15 8 9 10 11 12 13 14 15 16-23 16 17 18 19 20 21 22 23 24-31 24 25 26 27 28 29 30 31	2	Q REG (0-31)
	A REGISTER 3	3	A REG (0-31)
•	HW EXTD H LS LAR CONTROL STOR REQ SET MARK NA,AD NEXT ROS BASE ADDRESS K Y BRANCH J X OR Z BRANCH PREV FLT 4 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 ADR A MODE	4	ROSDR (36-68)
	5 PERMIT IOCE IOCE MACH CHK SEL IOCE INTRPT MC GATE To SEL IOCE INTRPT MC GATE SEL IOCE SEL IOCE INTRPT MC GATE SEL IOCE SEL	5	IOCE CTLS, N REG (0-15)
	Y REGISTER 6	6	Y REG (32-63)
	32-39 32 33 34 35 36 37 38 39 40-47 40 41 42 43 44 45 46 47 48-55 48 49 50 51 52 53 54 55 56-63 56 57 58 59 60 61 62 63	Ш	

Diagram 6-2. CE Roller Switch Indicators (Sheet 1 of 2)

•	2 ▼ 3	▼ 4	▼	5	•	6 ▼	7	▼ . 8		▼ 9
			DISPLAY N	NO. 4						DISPLAY 4
	SYSTEM MASK	7ATUS WORD P 8-15 8 9 10 11 12	CII MC WAIT PROB 2 13 14 15	IC COND CONO IN 2 RETRY LSWR 34	PSW PROGRAM MA DDE FXP DEC EX 1 OVFLW OVFLW UNF 35 36 37 38		PROGRAM INT	RPT INTRPT PRI 1	1	PSW
A	2 P 32-39 32 33 34 35 36 37 38 39	P 40-47 40 41 42 43 44	Q REGIS 4 45 46 47		50 51 52 5	3 54 55 56-63 56	57 58 59 60	61 62 63	2	Q REG (32-63)
^	3 . P 32-39 32 33 34 35 36 37 38 39	P 40-47 40 41 42 43 4	B REGIS	P 1 1 1	50 51 52 5	3 54 55 P 56-63 56	57 58 59 60	61 62 63	3	B REG (32-63)
	M A SIDE CTL SERIAL ADDER N B SIDE CTL SERIAL ADDER 69 70 71 72 73 74 75 76 77	78 79 80 81 82 8		AB, IC, F—→PB 87 88 89	90 P 90 69-99 92 9	3 94 95 96 97	E, Q → PB R1 R1 DI	EDIT 4 STEP S LEAVE ABC	4	ROSDR (69–99) , EDIT
•	STATUS TRIGGERS STATUS TRIGGERS A B C D E F G H BLOCK	INSTRUCTION FETCH CONTRO	DLS BR BR STOR INVLD INVLD APR FETCH ADDR ADDR EXTERNAL R	IL CE I NOT AVAIL WD RD	CE 2 TC AT CO	L INTERRUPTS NS	PIR DAR 1 2	E IOCE TIME 5	5	STATUS, INSN FETCH, EXTERNAL INTERRUPTS
	6 P 0-7 0 1 2 3 4 5 6 7	P 8-15 8 9 10 11 12		Р	18 19 20 2	22 23 24-31 24	25 26 27 26	29 30 31	6	EXTERNAL REG 0-31
В			-				·	· · · · · · · · · · · · · · · · · · ·		
				Y NO. 5					F	DISPLAY 5
	PHYSICAL PSBAR PSBAR COUNTER 9-12 9 10 11 12 9-12 9 10 11 PRV PEV PEV PEV PEV PS	12 P 9 10 11 12			18 19 ALT PSBA	16	SYSTEM MASK SI 17 18 19 STG	PROGRAM INTRPT PSA LOCKOUT PSA	1	PSBAR, SYS MASK, INTRPTS
•	2 REV SABTP LCMPR SAFSP MRKP SARPA SARPB CNT DSBL TMR CE TEST ADDR LFTHF UNCT CONDT ERSLT		FLT COUNTER 0 1 2 .3	0 1 1	ROS TEST SEQ 0 1 2		PASS FAIL ERF	BFR MMSC 1	2	MCW AND FLT CONTROL
		P 8-15 8 9 10 11 12		P 0-7 0 1	2 3 4 5	E REGISTER P 8-15 8	9 10 11 12		3	R REG, E REG
С	S 0-3l T32-63 T32-63 T32-47 T48-63 K00-31 D8-3 4 32-63 32-63 31-62 48-63 48-63 32-63 8-3 C TL1 CL1 T			32-63 4-7 8-31 3	12-63 B64-67 A6-31 B32 2-63 64-67 4-29 30 L2 L		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	15 Q20-31 Q36-47 Q52-63 52-63 52-63 4	4	GATE CONTROL TGRS
	5 P STATE SCON 1 0-7 0 1 1 2 3 4 ILOS	P SE SE 8-15 1 2 3 4 5	SE/DE	P 16-23 9 10	1 1	CE P P 24-31		1 2 3	5	CCR
•	6 P JOCE IOCE 1 2 1 2	P SE	SE/DE	P 16-23	PAM/RCU 1 2 3	TCU P C 2 3 24-31 OTC	E OWN 1	CE 6	6	DAR MASK
			DISPLAY	NO. 6						DISPLAY 6
	1 p 32-39 32 33 34 35 36 37 38 39	P 40-47 40 41 42 43 44	PARALLEL ADD	Р	50 51 52 5	3 54 55 56-63 56	57 58 59 60	61 62 63	1	PADDL (32-63)
D	0-7 0 1 2 3 4 5 6 7	ST LS ADDRESS REGISTER PTY 32-39 0 1 2 3 4	LS STORE TX WRITE WRITE TGR	B REG P 64-67 64 65	66 67	ABC P 64-67 64	PADDL LS	STC 2	2	MARK, LAR, B REG, ABC, PADDL, STC
	SERIAL ADDER LATCHES 0-7 0 1 2 3 4 5 6 7	P 8-15 8 9 10 11 1:	12 13 14 15	P 1 1 1	OCTION COUNTER	P P 22 23 24-31 24	25 26 27 2	3 29 30 31	3	SADDL, IC
•	4 P IOCE 1 IOCE 2 IOCE 3 0-7 a b a b 1 2	P SE/DE ELC 8-15 3 4 5 6 7	DIAGNOSE ACCES	SSIBLE REGISTER P 16-23	PAM/RCU ELC	TCU ELC P CE 2 3 24-31 OTC	OWN 1 2	CE ELC 4	4	DAR
	5 STOR UNIT CHECK ID 360 TEST STOP	SAB SDBI STG ST PTY PTY STG ADDR DA CHK CHK TO CHK CH	TG ATA FETCH LOS HK CHK SENT	CHECK REGIS IOCE LS CHK BUS I RESP CHK	TER 2 CCR ATR PSBAR PSI PTY PTY PTY N CHK CHK CHK CC	IAR LOG OT PSA SPLIT ROS ONF ALT LOGOUT CHK	LOG CE ADDR LOG RDD CHK REQ TO	5	5	CHECK REG 2
E	LOGOUT OR WRAP 6 SELECTED STG ID DG SELECTED	DE WRAP CVG SELECTED 40-47 1 2 3 4 5	MAINTENANCE C					6	6	MCW (32-51)




Diagram 6-3. Pushbutton Signal Generation (Sheet 1 of 2)




Diagram 6-3. Pushbutton Signal Generation (Sheet 2 of 2)

G

Н





Diagram 6-4. Stop Loop Routine (Sheet 1 of 2)



6

5

Diagram 6-5. Stop Loop Monitored Pushbutton Gating

ROS Bits 62-65 Eq 0011 ROS Bits 66-68 Eq 110

D

Ε

G

Ή




Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 1 of 2)

G

7201-02 FEMDM (7/70) 6-6, Sh 1




Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 2 of 2)

Ε

G




Diagram 6-7. CE Machine Reset and Force Address

D

Ε

F

G





Diagram 6-8A. System Operation: IPL or PSW Restart



Summary of Subsystem Operations: IPL or PSW Restart.

at the CC.
CE at which IPL or PSW Restart is initiated.

IOCE and TCU selected by CC or CE

 ■ IOCE and TCU selected by CC or CE LOAD UNIT switches and SE selected by CC or CE MAIN STORAGE SELECT switch.
 ■ Signal origin

O Signal destination

COMPUTING ELEMENT CONFIGURATION CONSOLE 'CE Sel (X)' CE SELECT switch set. KW401 'Load Store Sel (X)' MAIN STORAGE SELECT switch set Set 2500-usec reset SS. (Allow time for IOCE to reset.) 'Load Chan Sel (X)' LOAD UNIT switches set. 'Load Unit Sel (X)' D SYSTEM INTERLOCK key on. 'Subsystem Load' LOAD pushbutton depressed. COMPUTING ELEMENT 2500 MAIN STORAGE SELECT switch set.
LOAD UNIT select switches set. usec timeout SYSTEM INTERLOCK key off. LOAD pushbutton depressed. Yes CE performs IPL function Reset own DAR for CC using CC inputs. Mask and PSBAR. Ε KW005 KW401 Begin reset. Stat A and 'timing gate' trigger Set STAT A. develop SATR. KW401 KC031 1000-usec 'Subsystem Reset' QY041 subsystem reset. CE entry to the stop loop Force ROSAR to 003. (Diagram 6-4, Stop Loop Routine). Begin ROS control. SE IOCE KW411 (Configured to (Configured to F Enable IPL-PSW branch. the issuing CE) the issuing CE) QY041,B88 Branch from stop loop. Propagate reset to configured I/O. Machine reset. Diagram 6-9 IPL or PSW Restart. G

Diagram 6-8B. Subsystem Operation: IPL or PSW Restart

С





Diagram 6-9. Common Routine: IPL or PSW Restart (Sheet 1 of 2)

4 ▼ 5



3

Diagram 6-9. Common Routine: IPL or PSW Restart (Sheet 2 of 2)

ROS Bits 62-65 Eq 0100

ROS Bits 66-68 Eq 101

STORAGE
SELECT
PK041

MAIN BYTE

OR

Not Inhibit Next Addr 10-11
Z Set ROSAR(11) Normal
A

Clock P3 Blocked

ROSAR

RX111

ROSAR

RX111

ROSAR

RX111

ROSAR

RX111

Diagram 6-10. STORAGE SELECT Switch Gating

F

G

Н

2

7201-02 FEMDM (7/70) 6-9, Sh 2, 6-10

5

Diagram 6-11 DEFEAT INTERLEAVING Switch Gating

2

Α

В

С

D

Ε

G




Diagram 6-12. RATE Switch Logic

G

Н

7201-02 FEMDM (7/70) 6-12




Diagram 6-13. Instruction Step Routine




Diagram 6-14. Single-Cycle and Single-Cycle-Inhibit Routine




Diagram 6-15. Repeat Instruction Switch Logic




Diagram 6-16. Repeat Instruction Switch Routine




Diagram 6-17. ROS TRANSFER and REPEAT ROS ADDRESS Switch Gating

Ε

F

G

7201-02 FEMDM (7/70) 6-17




Diagram 6-18. Storage Ripple Loop (Store and Display) Routine




Diagram 6-19. Wait State Gating

6-18, 6-19 (7/70)




Diagram 6-20. Wait State Microprogram Routine




Diagram 6-21. Disable Interval Timer Logic




Diagram 6-22. CE Check Control and Inhibit CE Hardstop Switches, Logic and Error Controls

6-22 (7/70)

F

G




Diagram 6-23. Pulse Mode Controls

F

G

7201-02 FEMDM (7/70) 6-23




Diagram 6-24. Pulse Mode Operation




Diagram 6-25. LOG OUT Pushbutton Logic




Diagram 6-26. SCAN MODE, ROS/PROC/FLT Switch Logic

G

Н





Diagram 6-27. FLT BACKSPACE Pushbutton Logic and Flow






Diagram 6-29. 1052 Adapter Initial Selection – Read, Write, Sense




Diagram 6-30. 1052 Adapter Data Transfer - Write

G




Diagram 6-31. 1052 Adapter Data Transfer - Read




Diagram 6-32. 1052 Adapter Ending Sequence




Diagram 6-33. 1052 Adapter Sense and Status Bytes





Diagram 6-102. Scan Clock

D

Ε

G

6-102 (7/70)






Diagram 6-103. FLT Clock

F

G

Н




Diagram 6-104. Scan Counter Latches and Decrementer

6-104 (7/70)

E

F

G




Diagram 6-105. Scan Storage Address Generator

G ·

Н

7201-02 FEMDM (7/70) 6-105





Diagram 6-106. FLT Counter Decrementing

Ε

G



Ε



 \blacksquare

Diagram 6-107. Scan-Out Bus Data Flow




Diagram 6-108. Logout Control Logic




Diagram 6-109. Scan-Out Path For One Bit




Diagram 6-110. Maintenance Mode Stop Clock Logic





Diagram 6-111. Scan Control Triggers

D



H Diagram 6-112. Scan Control of ROS Microbranching

(Reset IPL)

Diagram 6-113. CE Scan/IOCE Interface

Not Continue

Ε

F

G

Н

2

3

KU471

Stop Scan ROS

Set Pass or Fail

Repeat Latch

†
TIC latch is set only by the rise of the TIC pulse.

6





Diagram 6-114. Logout Sequence (Sheet 1 of 2)




2 ▼ 3 ▼ 4 ▼ 5

Diagram 6-114. Logout Sequence (Sheet 2 of 2)

G

Н

7201-02 FEMDM (7/70) 6-114, Sh 2



6

Diagram 6-115. ROS Test Sequence (Sheet 1 of 5)




Diagram 6-115. ROS Test Sequence (Sheet 2 of 5)





Diagram 6-115. ROS Test Sequence (Sheet 3 of 5)






Diagram 6-115. ROS Test Sequence (Sheet 5 of 5)




Diagram 6-116. FLT Sequence (Sheet 1 of 5)

6




Diagram 6-116. FLT Sequence (Sheet 2 of 5)




Diagram 6-116. FLT Sequence (Sheet 3 of 5)

G





Diagram 6-116. FLT Sequence (Sheet 4 of 5)

G



- Notes:

 1. To restart after a stop, depress FLT BACKSPACE twice, then the LOAD
 Pushbutton once. This will bring in the next test and run it (Diagram 6–27).

 2. To loop on failing test, operator must place SCAN MODE REPEAT Switch
 down before depressing START pushbutton.

Diagram 6-116. FLT Sequence (Sheet 5 of 5)

2

3

6

\blacksquare			2	*	7	3		•		4		•			5		•		6		•			7		•		8		4	7		
	LOG	PSA LOC-	PSA WORD													BIT POSI	TIONS IN	MAIN ST	ORAGE														601115175
	LOG WORD NO.	ATION	NO.	0 1	2	3 4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 31	COMMENTS
		128		F REG	D REG	i				_		•	Q REC	GISTER		•			DAR	MASK	Ī												PARITY FOR
		(80)	32	P P 0-7 8-15	P 16-23 2	P 24-31				P 0-7	P 8-15	P 16-23	P 24-31	P 32-39	P 40-47	P 48-55	P 56-63	P 0-7	P 8-15	P 16-23	P 24-31												F, D, Q AND DAR MASK
Α	0			 	ECT REG	ı				 			ST REC		·	!			C		i						***************************************						PARITY FOR
.,		132	33	P P 0-7 8-15		P 24-31				P 0-7	P 8-15	P 16-23	P 24-31	P 32-39	P 40-47	P 48-55	P 56-63	P 0-7	P 8-15	P 16-23	P 24-31			•									SR, K, ST AND CCR
		136		CE SEL	G REG		ATR	i		l 1					I FETCH	l IL	EXT INTRPT	MCW	ADDR	FLT	<u></u>	MARK	ST REG	AB REG	PADDL		•						
		(88)	34	SATR	P	P P	P 7 8-15	P 16-23	P 24-31	IC REQ	INSTR ADJ	INSTR STEP TGR	INTER- LEAVE	TGR A	1 TGR	NOT AVAIL	CE4 WDD		SEQ 0	CLOCK		P 0-7	P	P [P 64-67								
•	1			1	RNAL TRIGGER	RS			I	<u>-</u>			AB REC					RR	EG	E REC	, l												
		140	35	PERMIT IOCE 2 3		OUT IOCE 2 3				. Р 0-7	P 8-15	P 16-23	P - 24-31	P 32-39	P 40-47	P 48-55	P 56-63	P 0-7	P 8-15	P 0-7	P 8-15										٠.		
		144	<u> </u>	CE SEL SA		IME		SELECT IO	CE	IOCE	INTRPT			 	EXTER	NAL REG		 				ITE DIREC	T)		ı				ATR	-2			G REG,
		(90)	36	2 3	4 C	LOCK	1	2	3	MC REQ	GATE TGR			P 0-7	P 8-15	P 16-23	P 24-31	0 1	1.	2	3	4	5	6 l	7	32	33	34	35	36	37	38 39	ATR-2
В	2								1							L	L	REGISTER			1			L					l		L	1000	SELECT
J		148	37	PAM/R 1/1 2/2		1 2	1 3	1 6	7	1/ 1	2/	3/	4/	SE/ 5/	DE 6/1	7/2	8/3	9/4	10/5	18	19	1	CI 2	E 3 1	4	24	25	26	27	28	1	10CE 2 3	REG
•		152		, 1 -7					<u> </u>	<u>'</u> J			7		L	DDRESS TR															L	<u> </u>	
		152 (98)	38	0 1 1	1 2 1	3 I 4	1 5	1 6	1 7	8	9	10	11	12	13	1 14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 31	ATR-1
•	3				STAT TRIC	GERS			BLOCK	1 FETCH	1 FETCH			PROG	I FETCH	BRINV	I FETCH	 		L								L	LL	PIR	l	TIMIN	G
		156	39	вІс	l p l	F F	l G	н	FETCH	TGR	3 TGR	TGR		STORE COMP	REQ TGR	ADDR TGR	INV ADDR TGR	CE1 WDD 20	CE1 RDD 21	CE2 WDD 22	CE2 RDD 23	TIMER	PB 25	CE3 WDD 26	CE3 RDD 27	CE4 RDD 29	PIR 30	DAR 31	1 1	2	Iз	GT TGR	i
		160							COGRAM S	TATUS WO	ORD			l	L	L	IGK	l IC				TATUS WO	ORD .		1	1			PROG	RAM	L	INTERRUPT	
		(A0)	40	0 1	ا د ا	SYSTEM MA	SK 5	6,	7	8	Kا 9	EY 10	- 11	A 12	M 13	W 14	P 15	IN LSWR	COND 34	CODE	36	PROGRA	M MASK 38	39	MC INTRPT				INTERRUI	T CODE	l 1	PRIORITY 1 2	PSW
	4					<u> </u>			L	l .			ا			L	! !									DISABLE	1	0			<u> </u>	1 1	
С		164	41	D SCAI REQ REQ	SET IN	NSERT CY	CLE 1			RPT INSTR	MODE	MODE	STOP TGR	BLOCK TGR	PULSE	BLOCK	ADDR	SINGLE	SUM	CLOCK	RPT TEST	FLT TEST	ROS TEST TGR	SCC TGR	SYNC TGR	DISABLE INTER- LEAVE REV STOR ADDR	FLT BKSP	CONSOLI LOG OUT	SOROS	DIAG TGR	FLT REL	TIC GAP	
			·	STORA	AGE CHECK	RE	Q LTH			INIT	ADJ	INIT			TGR CHECK RE	GISTER 2	TGR	TGR	LOCAL	L	l.										<u> </u>	1	
		168 (A8)	42	l .	SS REGISTER	3 MC	SO TEST	SE STPD IN 360 E MODE	Ί	SAB CHK	SDBI CHK	SE/DE T/O	SE/DE ADDR	SE/DE DATA	FETCH	LOS	-	BUS	STORE BUS	CCR PTY	ATR PTY	PSBAR PTY	PSBAR NOT	PSBAR ALT	LOG	ROS	LOG ADDR	LOG	RDD T/O				CR2
	5			0 1		3 MC		111002	<u> </u>	<u></u>		L	CHK	СНК	CHK	SE/DE	L	CHK	CHK	R(CHK OS TEST		CONF	CHK	OUT	СНК	CHK	REQ	Ll			MAINT	
		172	43	LACMP RSA	RMP	RSARP	LOC	1_	DT	SCAN	ADDRES:	S SEQUEN	ICER	S	CAN CYC	LE COUNT	ER I	FLT CLOCK		SEC	UENCE!	R					FLT PASS	FLT FAIL		FLT STG ERR		MAINT MODE SCAN STOP BUFFE CLOCK 1	.R
				1 2	3	4 5	6	7	20	1_'	2	3	4	0		2	FXTFRNA	L REGISTE	R	0	1 1	2						<u></u>	1	EKK	L	CLOCK 1	
		176 (BO)	44			1	. 1	1		1 1	1				i				ı			!	ı i	۱ ۱	1	1		ر م	ا ۔۔۔ ا				EXTERNAL REG
	6			0 1	2	3 4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28 INSERT	29	30 31	-
D		180	45		1 - 1	MARKS		1 .									TX			REG	_			ÁBC		,, ,		DDL	,	INSERT LOCAL STORE		STC	
				0 1	2	3 4	5	6	7	L							TGR	64	65	66	67		0	_ ' _	2	64	65	66	67	STORE SIGN	<u> </u>	1 2	-
		184 (B8)	46	,						, ,								GISTER	ı .	1		1	1 .	!	ا م	<u>.</u> . •		ا ما	ا ا	_	1	l l .:	AB REG (0-31)
	7		-	0 1	2	3 4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30 31	
•		188	47	00 1	ا نوا	a . 1	, t .	1	1	ا مرا	۱ ،	ا ما			٠,-			GISTER	۰, ۱	ا جما	., ·		ا جما	ا بہ ا	ec 1	, .	e=	1	ا جما	<i>(</i> 2	1 4	1 (0 1 (0	AB REG (32-63)
		L	<u> </u>	32 33	34	35 3	6 37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62 63	

Diagram 6-117. CE Logword Formats (Sheet 1 of 3)

Ε

▼			2	•	,	3	•		4	•	•	5		•	-	6	•	,		7	•		8		•	7		9	
	LOG WORD NO.	PSA LOC- ATION	PSA WORD NO.				t						В	T POSITIONS	S IN MAIN STO	RAGE								-					COMMENTS
		192 (C0)	48	0 I PHYSI	2 3 CAL PSBAR 11 12	P 9-12	5 6 PSBAR COUN		P 9-15	9 10	11		13 14 DGICAL PSB,		16 1	7 18	19	20 ALT PSBAR	21	22	23 24		26 STATUS WO M MASK 18	27 ORD D	SE STPD 24	29 PSA 1 25	LOCKOU 2	31 T 3 27	PSBAR
А	8	196	49	STATE		scon			1	, 10	1 ''	SE/DE	CONFI		ONTROL REGI	STER (CCR)		ll	CE		<u> </u>		10	17		25	26 IOCE	27	CCR
·		200	 	s ₀ s ₁	1 2	3	4 6	,	1/ 2	2/· 3/	4/	5/	6/1 7/ DIA		9/4 10 CESSIBLE REGIS		19	1	2	3	4 24	25	26	27	28	1	2	3	
·		(C8)	50	1 SPARE	IOCE 2 SPAR	RE 3	SPARE 1	/ 2/	3/ 4	SE 	E/DE 6/1	7/2	8/3 9/	4 10/5	SPARE SPA	RE 1/1	PAM/RCU 2/2	3/	1	TCU 2		OBS	SPARE 26	1	2	E 3	4	SPARE 31	DAR MASK
•		204	51	0 1	SERIAL ADDE	R LATCHES (S	SADDL)	5 7	8	9 10	11	12	13 14	1 15	16 1	1NSTF 7 18	RUCTION CO	OUNTER (IC	c) ₂₁	22	23 24	25	26	27	28	29	30	31	SADDL, IC
		208 (D0)	52		R	REGISTER									,	·				I	GISTER								R REG, E REG
В	10			0 1	F REGISTE	ER (READ DIR	5 (ECT)	5 7	<u> 8 </u>	9 10	11	12	13 14	15	0 1	2	D REC	4 J GISTER	5	6	7 8	9	10	11	12	13	14	15	D REG,
		212	53	0 1	2 3	4	5 6	5 7	8	9 10	11	12	13 14	15	16 1	18	19	20	21	22	23 24	25	26	27	28	29	30	31	F REG
	11	216 (D8)	54	0 1	2 3	4	5 6	5 7	8	9 10		12	13 14		GISTER	7 18	19	20	.21	22	23 24	25	26	27	28	29	30	31	Q REG
•		220	55	32 33	34 35	. l .	1 37 1 3	8 1 30	1 40 1 4	41 I <i>4</i> 2	I 43 I	44 1	45 1 44	Q RE	GISTER 48 4) I 50	l 51	1 52 1	l 53 l	54 1	55 56	. 57	I 50	1 50 I	60	61	62	63	Q REG
		224	-	IOCE1	1 10CE2	1 10	CE3	37	1 40	SE/I	DE ELC		DIA		SSIBLE REGIST		PAM/RCU E	LC		CU ELC		CE OWN	1	3″ 	CE		<u>-</u>		DAR
	12	(EO)	56	A B	A B	Α	. 1	/ 2/	3/	4/ 5/	6/1	7/2	8/3 9/		SPARE SPA 16 1 REGISTER 1			3/	1		3 ОТ	OBS	SPARE 26	ī	2	3	4	SPARE 31	
С		228	57	4-7 8-15	PARALLEL ADDE		40-47 48-								4-7 8-	15 16-2		DER HALF- 32-39		K 48-55 56	-67				PARITY (69 - 99	SADD HALF SUM CHK	SADD FULL SUM CHK	CRI
	10	232 (E8)	58	L P P 0-7 8-15	SWR P P 16-23 24-3	E REG PTY 0-7	CHECK PADD M FULL SUM DEC 64-67 PTY		EXT TGF PERMIT IC IOCE IN	RS N DCE TRPT P EQ 0-7	P 8-15	PSW RE	G N P RET 8-15	O SVC RY INTRPT	PHYS PSI PSBAR CN PTY 9-12 1	PTY	AR	SADDL P 0-7	Ρ.		P 4-31								
•	13	236	59										LOCAL S	TORAGE WO	RKING REGIST	ER (LSWR)							•						LSWR
		240		0 1	2 3	4	5	6 7	8	9 10	11	12	13 14	15	16 1	7 18	19	· 20	21	22	23 24	25	26	27	28	29	30	31	
	14	(F0)	60			. T	. T . b							ı IC	, AB , A	B . AR	. AB	ı AB ı	ı AR ı	AB , F	X 4 1 110	т. Е	. F	, F .		. 0	ο.	0	
D .		244	61	T32-63 T0 32-63 32-63 COMP		62 PADDA L1 48-63	T 48-63 0- TO T PADDA PAI 48-63 32	31 O DDA -63 8-31	D8-31 TC		40-63 COMP	FMTO F	MTM FM	IC 8-31 TO PADDB 40-63	AB A 4-7 8- TO T PADDB PAI 4-7 8-	B AB 31 32-6 0 TO DDB PADI 31 32-6	AB 64-67 TO DB PADDB 3 64-67	AB 6-31 TO PADDB 4-29L2	32-67 TO PADDB 30-65L2	AB 64-67 E 64-67 TO PADDB 28-31 28	K 6 HO ONE DDB PAD 1-63 60	TO 8-11 TO TO PADDB 56-59	12-15 TO PADDB 60-63	8-11 TO PADDB 60-63	4-15 TO PADDB 52-63	Q 20-31 TO PADDB 52-63	Q 36-47 TO PADDB 52-63	52-63 TO PADDB 52-63	
		248 (F8)	62																								_		
•	15	252	63												DATA REGISTER	(ROSDR)	. P								RIGHT DIGIT TGR	S TGR	LEAVE TGR	STEP ABC TGR	ROSDR
			<u> </u>	70 71	72 73	74	75 7	76 77	79 8	80 81	82	83	84 43-	68 86	88 8	9 90	69-99	92	93	94	95 97	98	99		TGR	IGK	IGK	TGR	

Diagram 6-117. CE Logword Formats (Sheet 2 of 3)

•			2		•		,	3		•			4			•			5		•		,)		•			,		•			0		•		Ü	
	LOG WORD NO.	PSA LOC- ATION	PSA WORD																	BIT PO	OITIZO	NS IN MAI	N STORA	GE															COMMENTS
	NO.	ATION	NO.	0	1	2	3	4	5	6		7	8	9	10	11	1	12	13	14	15	5 16	17	1	8	19	20	21	22	23	24	25	2	6	27	28	29	30 31	COMMENTS
	16	256 (100)	64																													:						; -	
Α		260	65															-	REA	D ONLY	STORAG	GE DATA R	EGISTER	(ROSDR))									-	-	1	INHIBIT P	ROSA	
		100		37	38	39	40	41	42	43	1 1	44	46	47	48	49	9	50	51	52	53	3 55	56		57	58	59	60	61	62	64	65	6	6	67	68	LS WRITE	A FLT LAST MODE	ROSDR
	17	264 (108)	66																		*****								-										·
		268	67																REA	D ONLY	STORA	GE DATA	REGISTER	(ROSDR)														ROSDR
					2	. 3	4	5	6	7		8	10	11	12	13	3	14	15	16	17	7 19	2-4	2 2	1	22	23	24	25	. 26	28	29	3	0	31	32	33	34 35	NO3DK
		272 (110)	68	P 0-7	P 8-15	р.	P 24-31	P 0-7	P 8-15	K REG P 16-2	23 24	P -31							-																				
В	18	274	40			REAL	ONLYS	TORAGE	ADDRESS	S REGIST	TER (ROS	SAR)								PREVIO	US ROS	ADDRESS	(A)									PREVIO	OUS ROS	ADDRES	SS (B)				ROSAR,
		276	69	1	2	3	4	5	6	7		8	10	11	0	1		2	3	4	5	5 7	8		9	10	11	0	1	2	4	5	6	s ·	7	8	9	10 11	PROSA, PROSB
_		280 (118)	70	P 32-39	M RE P 40-47	:G P 48-55	P 56-63	P 0-7	X P 8-15	REG P 16-2	3 24	P -31	P 32-39	Y R P 40-47	EG P 48-55	P 56-						0	1		2	3	4	5	6	N RE	GISTER 8	9	1	0	11	12	13	14 15	N REG
	19	284	71	ROS	SAR	PRO	OSA					READ	ONLYS	TORAGI	DATA R	EGISTE	R (ROS	DR)				0-3	1 B-3	ı 0	-31	F 4-7 TO			•	•	Ī	LOCAL S	TORAGE	ADDRES	SS REG		WR		ROSAR,
		207	,.	0	9	A6	В3	0	9	18	3 3	27	36	45	54	63	3	69	78	87	90	S 0-3 TO PADI 32-6	D 1 8-3 TO DA PADI 33 8-31	DA PA C 32	-31 O DDB 1	ADDB 60-63					0	1		2	3	4	LOCAL STORE		LSAR
		288 (120)	72	0	1 I	2	1 3	l 4		ه ا	ı	7 	a I	9	10	l 11	1 [12	13	1 ´14	K R	REGISTER	17	1 1	18	19	20	21	22	23	24	25	20	ا م	27	28	29	30 31	K REG
С	20				1		L	L I		L <u> </u>		MAI	NTENAN	ICE CON	TROLW					 I	i I	I	1	_		WRAP				1 20	1				<u></u>		27	00 31	
		292	73	DE,	/SE 33	SELE 34	CT 35	36	DG 37	SELECT 38	1 :	39	40	41		SELEC 43	Τ.	44	45	RNOP 46	FDC	1	- 1	- 1	1C 50	DE 51		-											MCW
						- *	L.:		1				1		L					1		REGISTER		`															
		296 (128)	74	0	1	2	3	4	5	6	ı	7	8 I	9	10	11	1	12	13	14	1	5 16	17	1 1	18	19	20	21	22	23	24	25	2	6	27	28	29	30 31	LM REG
	21	000							1		1.	1_	I			-		L		J		REGISTER							L	1	1				L	L			
		300	75	32	33	34	35	36	37	38	3_ :	39	40	41	42	4:	3	44	45	46	47	7 48	49	5	50	51	52	53	54	55	56	57	5	58	59	60	61	62 63	LM REG
		204	76																		XY	REGISTER			•				•										VV 270
	22	304 (130)		0	1	2	3	4	5	6		7	8	9	10	111	1	12	13	14	1.	5 16	17		18	19	20	21	22	23	24	25	2	26	27	28	29	30 31	XY REG
D		308	77	32	33	34	l 35	عد ا	l 37	38	 2 -	39	40	41	42	43	a I	44	45	46	XY I	REGISTER	1 40	. .	50 I	51 I	52	53	54	==	بء 1	57	ء ا	i8	59	60	61	62 63	XY REG
				1		U-1		L				<u>''</u>		71	1 72			TT	40	1 40		REGISTER	1 47		~		- J2		L 34	55	56			<u>~ </u>	37		<u> </u>	32 53	
•	23	312 (138)	78	0	1	2	3	4	5	6		7	8	9	10		1	12	13	14] 1:	5 16	17		18	19	20	21	22	23	24	25	2	26	27	28	29	30 31	ST REG
		316	79																		ST	REGISTER																	ST REG
1				32	33	34	35	36	37	38	В	39	40	41	42	43	3	44	45	46	4	7 48	49		50	51	52	53	54	55	56	57	5	8	59	60	61	62 63	

Diagram 6-117. CE Logword Formats (Sheet 3 of 3)

•			2			•	•			3			,	•			4			•	▼			5			•			6			▼			7			•			8			•		9
[\vi	VORD							-				***		-									BIT PO	SITIONS	IN MA	AIN STO	ORAGE																			1	-
	NO.	0	1		2	3	4		5		6	7		8	9		10	11		12	1	3	14	15		16	17	18		19	20	2	21	22	23	24	2	25	26	27	21	3	29	30	31		COMMENTS
	0	Γ									-			-								-	SES	DR (EVE	N) (or I	IOCE S	BO) —																			1	SESDR
		0	1		2	3	4		5		6	7		8	9		10	11		12	1	3	14	15		16	17	18	L	19	20	2	21	22	23	24] 2	25	26	27	28		29	30	31		(EVEN)
																								- SESD	R (EVEN	4)															-						SESDR
	1	32	33		34	35	3	6	37		38	39		40	41		42	43		44	4	5	46	47		48	49	50		51	52	5	53	54	55	56		57	58	59	60		61	62	63		(EVEN)
	2	Γ				- MAR	KS (EV	EN) -					٦					/E) /E) I	`			<u> </u>					1OCE	SAB (E	VEN)												i						MARKS,
		0-7	8-15	16	-23	24-31	32-	-39	40-47	4	3-53	54-6	3		1		- IAG 2	(EVEN	- 1	4	·.	/LO 5	6	7		8	9	10		11	SESAR 12	1	3	14	15	16	1	17	18	19	20)	— 10CE	22	23	ור	SESAR (EVEN)
				<u></u>		C	CR (0-7)				200		٦ ٦				— RE	QUEST	(EVEN	۸) -	10	<u></u>		וו				R	ESPO	NSE (EV	/EN)					-				CCR (8-		_			ור		CCR, REQUEST AND RESPONSE
	3	1	2	ــــــــــــــــــــــــــــــــــــــ	3	4	1.		ì		2 2	3	ר ור	1	2		3	4	_ _	1	— 10i	2	3	וי		1	2	3		4	1		2	3		S ₀	STATE -		1	2	SCON —	1	4	14	15		AND RESPONSE LATCHES (EVEN)
																	— s	ID —			1					OPERA	TION	 	-OPE	RATION	d (EAE)	4) -	IPP 1	BLK SE	L LATCH	1	CON B	BACK U	IP LATO	CHES	МА	RK [A	DDR PAR	ITY ——	7	TYPE OF OP
	4						-								1		2	3		4						isk	SSK	Т&:	s s	TORE	FETCH		og	EVEN	ODD	1	1	2	3	4	PAR (EVE		1-5 .0-7	6-12 8-15	13-19 16-23		(EVEN)
		MARK	ADD!	HECK	COND	ITION SP	(EVEN) —	NORMA				T	С	IECK C	OND	ITION	s (CON	10MN	۷)														CCR	PARITY					SESDR PA	RITY (E	VEN)				1	CHECKS (EVEN AND
	5	PARITY CHK		Y PAI	RITY HK	PARITY CHK	/ KE	Y	OP CHK					CCR	PARIT		TAG	SA (IOC	B E)	SBO (IOCE)		-				OBS	OTC THERMAI	 						0-7	8-15	0-7	1	SBO (IC	.16-23	24-31	32-	39	40-47	48-55	56-63	3	COMMON), SESDR (EVEN)
	6																							SESD	R (ODD	o) 						-														1	SESDR
_	Ů	0	1		2	3		4	5		6	7		8	9		10			12	'	13	14	15		16	17	18		19	20	1 2	21	22	23	24] :	25	26	27] 2	8	29	30	31		(ODD)
İ	_																							SESD	R (ODE	0) —																					SESDR
	7	32	33	1	34	35	з	6	37	1	38	39	1	40	41	1	42	43	3	44	1 4	15	46	47	- 1	48	49	50	Ι	51	52	1 5	53	54	55	56	1 4	57	58	59	60	. I	61	62	63		(ODD)
一			<u> </u>		L	<u>-</u> ма	RKS (C	DD) -				L	7														10	CE SAB													1			L		1	MADKĊ
	8				,											,	—TAG	(ODD)		HI,	/LO 		1				1			- SESAR	1-14 ((ODD)								٦				1		MARKS, SESAR
		0-7	8-15	10	-23	24-3	32-	-39	40-47	7 4	8-55	56-6	3		1	\perp	2	3		4		5	6	7		8	9	10		11	12		13	14	15	16		17	18	19							(ODD)
	,												[<u></u>	- CE	<u> </u>	EQUES	T (OD	D) —	IC	CE -		:				CE	RESPO	NSE (O	DD) —	10	OCE -														REQUEST AND RESPONSE
_														1	2		3	4	ij	1		2	3	<u>'</u>	_	1	2	3		4	1	1.	2	3													LATCHES (ODD)
	,,				SPI	<r< td=""><td></td><td></td><td></td><td>٦ </td><td></td><td></td><td>ſ</td><td></td><td></td><td></td><td> \$F</td><td>OKR —</td><td></td><td></td><td></td><td>\neg</td><td></td><td></td><td></td><td></td><td></td><td></td><td> OI</td><td>PERATIC</td><td>ON (OD</td><td>SI</td><td>UPP</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>MA</td><td></td><td></td><td>ADDR PA</td><td></td><td>기</td><td>SPIKR, SPOKR, TYPE OF OP</td></r<>				٦			ſ				 \$F	OKR —				\neg							OI	PERATIC	ON (OD	SI	UPP								MA			ADDR PA		기	SPIKR, SPOKR, TYPE OF OP
	10	P 0-4	0		1	2		3	4					P 0-4	0		1] 2		3		4						T &	s L	TORE	FETCH	C	OG HK								PAR (OI		1-5 0-7	6-12 8-15	13-19 16-2	9 3	TYPE OF OP (ODD)
	,,	MARK	ADD	? D/	ATA	SP	4 (ODE	1	NORM				-					SP/	AR					_												-				SESDR P	ARITY (ODD)				٦	CHECKS (ODD),
		PARITY CHK	PARIT CHK	Y PA	HK	PARIT CHK	Y KE	Y	OP CHK	í	Р	x		Υ	2		3	4		5		6	7													0-7	8-	15	16-23	24-3	32-	39	40-47	48-5	5 56-6	3	SPAR, SESDR (ODD)

Diagram 6-118. SE Logword Formats

D

Ε

Α

В

C

D

- BIT POSITIONS IN MAIN STORAGE-COMMENTS NO. 12 15 16 17 18 19 20 21 23 DESDR (EVEN) 23 29 30 DESDR (EVEN) 32 35 43 45 47 53 62 - DESDR PARITY (EVEN) MARKS DESDR, DESAR (EVEN) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63 6-12 13-19 13 CHECK CONDITION (COMMON) OPERATION CHECKS (EVEN SP ADDR CHK SP KEY KEY MIS-AND COMMON), SPIKE, SPOKE PARITY CANCEL MARK ADDR MATCH OBS OTC T & S STORE FETCH ISK SK CHK DESDR (ODD) 22 23 24 25 10 13 14 15 16 17 | 18 | 19 | 20 21 (EVEN) 42 43 45 32 35 46 50 51 52 53 -DESDR PARITY (ODD)-DESAR 1-14 (ODD) MARKS DESDR, DESAR (ODD) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63 6-12 13-19 13 CHECKS ADDR CHK PARITY CANCEL T & S STORE FETCH CHK -CCR-CCR 8 P 1 8-15 P 0**-**7 6C 7C s_0 16-23 4 IDES 3 INVALID RESPONSE LATCHES, DG ADDR CHECK CONDITIONS (COMMON) -DG ADDRESS REGISTER-CHECKS DG ADDR MULTI PARITY NORMAL PARITY CHECK TAG PARITY CHK REG TAG ACCEPT CHECK 1-7 CHK - DG DATA REGISTER-HALFWORD COUNTER DG DATA REG P 0-7 1-5 8-15 12

₹

 \blacksquare


8

 \blacksquare

9

Diagram 6-119. DE Logword Formats

E



 \blacksquare

5

4

 \blacksquare

A-Register (<u>see</u> AB-Register) AB-Register:	Branch on Index Low or Equal, BXLE (87); RS 5-505 Data Flow 3-4
Data Flow 2-1	Execute, EX (44); RX 5-506
Usage:	Buffer 1 Trigger and Latch 6-105
Add, Subtract, and Compare Decimal 5-302 (Sheet 1) Branching Instructions 3-4	
Decimal Instructions 3-3	Carry Lookahead Logic: Parallel Adder 4-411
Divide, Decimal 5-306 (Sheet 1)	SAL(0-3) 4-402
Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213	CC Logic, Parallel Adder 4-416
Fixed-Point Instructions 3-1	CCR: Data Flow 2-1
Floating-Point Instructions 3-2	Usage:
I/O Instructions 3-6 Logical Instructions 3-3	CE Control 4-210
Multiply, Decimal 5-305 (Sheet 1)	Psuedo-SCON (IPL or PSW Restart) 6-8A SCON 5-810
Multiply, Fixed-Point 5-109 (Sheet 3)	CE:
Multiply, Floating-Point 5-210 RR I-Fetch, One-Cycle 5-7	CHECK Switch Logic 6-22 Control Panel 6-1
RX I-Fetch, One-Cycle 5-7	Data Flow 2-1
RX I-Fetch, Two-Cycle Indexed 5-11 Status Switching Instructions 3-5	Force Address 6-7
AB-Register Byte Counter (see ABC)	IPL 6-8 MACHINE RESET & FORCE ADDRESS 6-7
ABC:	PSW RESTART 6-8
Data Flow 2-1 Incrementer Latches 4-207	Request:
Positive Logic Diagram 4-207	Sensing Logic, SCI 4-601 Timing, Typical 4-611
Triggers 4-207	Roller Sw Indicators 6-2
Usage: Decimal Instructions 3-3	TEST Switch 4-3
Divide, Decimal 5-306 (Sheet 1)	Characteristic Data Path: Floating-Point Divide 5-213
Divide, Floating-Point 5-213	Floating-Point Multiply 5-210
Floating-Point Instructions 3-2 Logical Instructions 3-3	Check Registers:
Multiply, Floating-Point 5-210	Inputs 6-22 Roller Display 6-2
Status Switching Instructions 3-5	Check Reset 6-7
Accept Trigger 4-604 (Sheet 1) Add, A (5A); Fix Pt, RX 5-108	Clock:
Add, AP (FA); Dec, SS:	Control Logic 4-3 Control Logic Functional Sequence, SCI 4-603
Complement Add Sequence 5-303	FLT 6-103
GIS 5-301 True Add Sequence 5-302	Scan 6-102
Add, AR (1A); Fix Pt, RR 5-108	Signal Generator 4-3 Compare C (59); Fix Pt, RX 5-108
Add Halfword, AH (4A); Fix Pt, RX 5-108	Compare, CD (69); Fl Pt, RX (Long) 5-207
Add Logical, AL (5E); Fix Pt, RX 5-108 Add Logical, ALR (1E); Fix Pt, RR 5-108	Compare, CDR (29); F1 Pt, RR (Long) 5-207
Add Normalized, AD (6A); Fl Pt, RX (Long) 5-207	Compare, CE (79); Fl Pt, RX (Short) 5-206 Compare, CER (39); Fl Pt, RR (Short) 5-206
Add Normalized, ADR (2A); F1 Pt, RR (Long) 5-207	Compare, CL (55); Logic, RX 5-403
Add Normalized, AE (7A); Fl Pt, RX (Short) 5-206 Add Normalized, AER (3A); Fl Pt, RR (Short) 5-206	Compare, CLC (D5); Logic, SS 5-403
Add Unnormalized, AU (7E); FI Pt, RX (Short) 5-206	Compare, CLI (95); Logic, SI 5-403 Compare, CLR (15); Logic, RR 5-403
Add Unnormalized, AUR (3E); Fl Pt, RR (Short) 5-206	Compare CP (F9); Dec, SS:
Add Unnormalized, AW (6E); Fl Pt, RX (Long) 5-207 Add Unnormalized, AWR (2E); Fl Pt, RR (Long) 5-207	Complement Add Sequence 5-303
Address Compare Trigger 6-6	GIS 5-301 True Add Sequence 5-302
Address Decode Logic, SCI 4-602	Compare, CR (19); Fix Pt, RR _ 5-108
Address Gating Logic, SCI 4-602 Address Gating, SCI 4-602	Compare, Halfword, CH (49); Fix Pt, RX 5-108 Console Logout Latch 6-25
Address Generator, Storage; Scan 6-105	Console Logout Laten 6-23 Console Signal Trigger 5-24
Addressing, ROS 4-105 (Sheet 1)	Convert to Binary, CVB (4F); Fix Pt, RX 5-111
Adjust Parity Flip-Latch 4-205 And, N (54); Logic, RX 5-404	Convert to Decimal, CVD (4E); Fix Pt, RX 5-112 CPU Clock Go Trigger 6-102, 4-603
And, NC (D4); Logic, SS 5-404	CPU 5 Trigger and Latch 4-603
And, NI (94); Logic, SI 5-404	CPU 4 Trigger and Latch 4-603
And, NR (14); Logic, RR 5-404 AND Function, SAL(0) 4-406	CPU Request Latch 6-108 CPU Sequencers 4-603
Any Storage Error Trigger 4-606	CPU Store in Progress Exceptional Condition 5-18
Array Drivers, ROS 4-106	CPU Store Trigger 5-18
ATR: Data Flow 2-1	CPU 3 Trigger and Latch 4-603 CPU 2 Trigger and Latch 4-603
Usage:	CFO 2 Trigger and Laten 4-003
Insert ATR 5-802	•
Load PSBAR 5-805 Set ATR (In issuing CE) 5-808	D-Register:
Set ATR (In receiving CE) 5-809	Address Gating, BCU 4-602 Data Flow 2-1
	Usage:
3-Field Transfer to LAL 4-301	Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
B-Register (see AB-Register)	B-Field Transfer to LAL 4-201 Branching Instructions 3-4
Bit Position Logic, Bit 47; Parallel Adder 4-410 Block I-Fetch Trigger 5-16	Decimal Instructions 3-4
Block Trigger 4-1, 6-12, 6-102	Divide, Decimal 5-306 (Sheet 1)
Branch and Link, BAL (45); Br, RX 5-503	Divide, Floating-Point 5-213
Branch and Link, BALR (05); Br, RR 5-502 Branch Invalid Address Trigger 5-29 (Sheet 1)	Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2
Branch on Condition, BC (47); Br, RX 5-501	Instruction Requests During End Op 5-2
Branch on Condition, BCR (07); Br, RR 5-501 Branch on Count, BCT (46); Br, RX 5-504	I/O Instructions 3-6 Logical Instructions 3-3
tranch on Count, BCT (46); Br, RX 5-504 branch on Count, BCTR (06); Br, RR 5-504	Multiply, Decimal 5-305 (Sheet 1)
branch on Index High, BXH (86); Br, RS 5-505	Multiply, Floating-Point 5-210
Branch on Index Low or Equal, BXLE (87); Br, RS 5-505 Branch Requests 5-4	Operand Prefetching During End Op 5-1 RR I-Fetch, One-Cycle 5-7
tranching Instructions:	RS I-Fetch, One-Cycle 5-10
Branch and Link, BAL (45); RX 5-503	RX I-Fetch, One-Cycle 5-10
Branch and Link, BALR (05); RR 5-502 Branch on Condition, BC (47); RX 5-501	RX I-Fetch, Two-Cycle Indexed 5-11 Selection of I-Fetch Sequence 5-5
Branch on Condition, BCR (47); RX 5-501 Branch on Condition, BCR (07); RR 5-501	SI I-Fetch, One-Cycle 5-10
Branch on Count, BCT (46); RX 5-504	Status Switching Instructions 3-5
Branch on Count, BCTR (06); RR 5-504 Branch on Index High, BXH (86); RS 5-505	D Request Trigger 4-601 D Sync Trigger and Latch 4-601

DAR:	I/O Instructions 3-7
Data Flow 2-1 Usage (Diagnose) 5-609	Logical Instructions 3-3 Multiply, Floating-Point 5-210
DAR MASK:	RR I-Fetch, One-Cycle 5-7
Data Flow 2-1	RR I-Fetch, Two-Cycle 5-8
Usage (Diagnose) 5-609 Data Flow:	RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle 5-12
Branching Instructions 3-4	RX I-Fetch, Two-Cycle Indexed 5-11
CE 2-1 Decimal Instructions 3-3	RX I-Fetch, Two-Cycle Nonindexed 5-12 SI I-Fetch, One-Cycle 5-10
Direct Control Operation 5-607 (Sheet 2)	SI I-Fetch, Two-Cycle 5-12
Divide, Fixed-Point 5-110 (Sheet 4)	Status Switching Instructions 3-5
Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1	E-Register Incrementer: Bits 14 and 15, Positive Logic Diagram 4-203
Floating-Point Instructions 3-2	Parity Prediction After Incrementing 4-204
I/O Instructions 3-6	Early End Op, Instruction Requests 5-3
Logical Instructions 3-3 Multiply, Fixed-Point 5-109 (Sheet 3)	Edit, ED (DE); Logic, SS 5-411 Edit and Mark, EDMK (DF); Logic, SS 5-411
Multiply, Floating-Point 5-210	EEOP Request Trigger 5-30
ROS 4-105 (Sheet 2) Scan 6-101	E(8-15) Parity Trigger 4-204
Status Switching Instructions 3-5	End Op: Instruction Requests 5-2
DE Wrap:	Operand Prefetching 5-1
Bus Controls 6-201 Data Flow 2-1	Error Controls 6-22 Error Trigger 4-606, 4-413, 4-414, 6-22, 6-108
Decimal Add 6 Logic, Serial Adder 4-403	Exceptional Conditions:
Decimal Correction Logic, SAL(0-3) 4-404	CPU Store In Progress 5-18
Decimal Instructions: Add, AP (FA); SS:	Invalid Instruction Address Test 5-29 Manual Control 5-27
Complement Add Sequence 5-303	Program Store Compare 5-28
GIS 5-301	Q-Register Refill 5-30
True Add Sequence 5-302 Compare, CP (F9); SS:	Timer 5-17 Excess-6 Logic, Parallel Adder 4-415
Complement Add Sequence 5-303	Exclusive-OR Function, SAL(0) 4-406
GIS 5-301	Exclusive-OR, X (57); Logic, RX 5-406 Exclusive-OR, XC (D7); Logic, SS 5-406
True Add Sequence 5-302 Data Flow 3-3	Exclusive-OR, XC (D7); Logic, SS 5-406 Exclusive-OR, XI (97); Logic, SI 5-406
Divide, DP (FD); SS 5-306	Exclusive-OR, XR (17); Logic, RR 5-406
Move With Offset, MVO (F1); SS: GIS 5-307	Execute, EX(44); Br, RX 5-506 External Interruptions 5-24
Not Word Overlap Sequence 5-312	External Register:
Word Overlap Sequence 5-313	Data Flow 2-1
Multiply, MP (FC); SS 5-305 Pack, PACK (F2); SS:	Usage: SATR 5-808, 809
GIS 5-307	SCON 5-810
Not Word Overlap Sequence 5-308	SIOP 5-807
Word Overlap Sequence 5-309 Subtract, SP (FB); SS:	External Signal Flip-Latches 5-607 External Signal Trigger 5-24
Complement Add Sequence 5-303	Entonial Digital 115501 0 21
GIS 5-301 True Add Sequence 5-302	F-Register:
True Add Sequence 3-302	Data Flam. 0.1
	Data Flow 2-1
Unpack, UNPK (F3); SS: GIS 5-307	Usage:
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interval Timer Logic 6-21	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Add Logical, ALR (1E); RR 5-108
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block 1-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Add Logical, ALR (1E); RR 5-108
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RX (Long) 5-215	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-108 Convert to Binary, CVB (4F); RX 5-111
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block 1-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DDR (2D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Short) 5-214	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-108 Convert to Binary, CVB (4F); RX 5-111
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); Fl Pt, RR (Long) 5-215 Divide, DER (3D); Fl Pt, RR (Long) 5-215 Divide, DER (3D); Fl Pt, RR (Short) 5-214 Divide, DER (3D); Fl Pt, RR (Short) 5-214 Divide, DP (FD); Dec, SS 5-306	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX (Long) 5-215 Divide, DD (6D); Fl Pt, RR (Long) 5-215 Divide, DDR (2D); Fl Pt, RR (Long) 5-215 Divide, DER (3D); Fl Pt, RR (Long) 5-215 Divide, DP (FD); Dec, SS 5-306 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point:	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX (Long) 5-215 Divide, DDR (2D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Short) 5-214 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Decimal, CVD (4F); RX 5-111 Dovide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX (Long) 5-215 Divide, DD (6D); Fl Pt, RR (Long) 5-215 Divide, DDR (2D); Fl Pt, RR (Long) 5-215 Divide, DER (3D); Fl Pt, RR (Long) 5-215 Divide, DP (FD); Dec, SS 5-306 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point:	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, C (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-110 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Short) 5-214 Divide, DE (7D); FI Pt, RR (Short) 5-214 Divide, DP (FD); Dec, SS 5-306 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheets 5 and 6)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Decimal, CVD (4F); RX 5-111 Dovide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, DD (5D); Fix Pt, RX (Long) 5-215 Divide, DD (2D); Fl Pt, RR (Long) 5-215 Divide, DE (7D); Fl Pt, RR (Long) 5-215 Divide, DE (7D); Fl Pt, RR (Short) 5-214 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, DR (1D); Fix Pt, RX S-110 (Sheet 1) Divide, DR (1D); Fix Pt, RX S-110 (Sheet 1) Divide, DR (1D); Fix Pt, RX S-110 (Sheet 1) Divide, DR (1D); Fix Pt, RX S-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheets 3) Data Flow 5-110 (Sheets 5 and 6) Divide, Floating-Point; Data Flow 5-213	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-110 (Sheet 2) Divide, DR (1D); RR 5-110 (Sheet 1) Load, L (58); RX 5-101 Load, LR (18); RR 5-101
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 5 and 6) Divide, Floating-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4) Divisor Multiple, Derivation of; Fixed-Point 5-110 (Sheet 4)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, LR (18); RR 5-101 Load, LR (18); RR 5-101 Load, LR (18); RR 5-101 Load, and Test, LTR (12); RR 5-103
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheets 1 and 2) Termination 5-110 (Sheets 5 and 6) Divide, Floating-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (69); RX 5-108 Compare, C (79); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-12 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DDR (2D); Fi Pt, RR (Long) 5-215 Divide, DDR (2D); Fi Pt, RR (Long) 5-215 Divide, DE (7D); Fi Pt, RR (Long) 5-215 Divide, DE (7D); Fi Pt, RR (Short) 5-214 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 5 and 6) Divide, Floating-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4) Drive Line Decode, ROS 4-105 (Sheet 1)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare, CR (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, DR (1D); RR 5-110 (Sheet 1) Load, L (58); RX 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); FI Pt, RR (Long) 5-215 Divide, DE (7D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 5 and 6) Divide, Floating-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4) Divisor Multiple, Derivation of; Fixed-Point 5-110 (Sheet 4)	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load, L (18); RR 5-101 Load, L (18); RR 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, DD (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); Fix Pt, RX 5-10 (Sheet 1) Divide, DR (DF); Dec, SS 5-306 Divide, DR (DF); Dec, SR 5-306 Divide, DR (DF); DR TH, RR (DR 1) DR THORDORDORDORDORDORDORDORDORDORDORDORDORDO	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (19); RR 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load, L (58); RX 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply:
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CWWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); Fix Pt, RX (Long) 5-215 Divide, DDR (2D); Fi Pt, RR (Long) 5-215 Divide, DER (3D); Fi Pt, RR (Short) 5-214 Divide, DPR (2D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 3 and 2) Termination 5-110 (Sheet 4) Initialization 5-110 (Sheet 5 and 6) Divide, Fixed-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4) Diviser Multiple, Derivation of; Fixed-Point 5-110 (S	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Conpare Halfword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load, LR (18); RR 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply: Algorithm 5-109 (Sheet 2)
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, DD (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); FI Pt, RR (Long) 5-215 Divide, DER (3D); Fix Pt, RX 5-10 (Sheet 1) Divide, DR (DF); Dec, SS 5-306 Divide, DR (DF); Dec, SR 5-306 Divide, DR (DF); DR TH, RR (DR 1) DR THORDORDORDORDORDORDORDORDORDORDORDORDORDO	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, A (5A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (19); RR 5-108 Compare, CR (19); RR 5-108 Compare Halfword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load, L (58); RX 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply:
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-12 Divisle Interleaving Trigger 6-11 Disable Interleaving Trigger 6-12 Divisle Interleaving Trigger 6-12 Divisle Interleaving Trigger 6-11 Divisle Interleaving Trigger 6-12 Divisle Interleaving Trigger 6-12 Divisle Interleaving Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-11 Divisle Interle	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add Haifword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Add Logical, AL (1E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare Haifword, CH (49); RX 5-111 Convert to Binary, CVB (4F); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-110 (Sheet 2) Divide, DR (1D); RR 5-101 Load, L (58); RX 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply, M (5C); RX 5-109
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interleaving Trigger 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX (Long) 5-215 Divide, DDR (2D); Fi Pt, RR (Long) 5-215 Divide, DER (3D); Fi Pt, RR (Long) 5-215 Divide, DER (3D); Fi Pt, RR (Short) 5-214 Divide, DER (3D); Fi Pt, RR (Short) 5-214 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Data Flow 5-110 (Sheet 3) Divide, Bitch States and 6) Divide, Fixed-Point; Data Flow 5-213 Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4) Divisor Multiple, Derivation of; Fixed-Point 5-110 (Sheet 4) Divive Line Decode, ROS 4-105 (Sheet 1) E-Register: Data Flow 2-1 Incrementer, Bits 14 and 15 4-203 Parity Prediction After Incrementing 4-204 Usage: Branch Requests 5-4	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Floating-Point 5-305 (Sheet 1) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, A (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, ALR (1E); RR 5-108 Compare, C (59); RX 5-108 Compare, C (59); RX 5-108 Compare, CR (19); RR 5-108 Compare, CR (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, DR (1D); RR 5-101 Load, L (58); RX 5-101 Load, L (58); RX 5-101 Load, LR (18); RR 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply, M (5C); RX 5-109 Multiply, M (5C); RX 5-109
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, RPSB (0F); DSPY, RR 5-902 Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2) Divide, DD (6D); Fi Pt, RX (Long) 5-215 Divide, DD RC (2D); Fi Pt, RR (Long) 5-215 Divide, DER (2D); Fi Pt, RR (Long) 5-215 Divide, DER (3D); Fi Pt, RR (Short) 5-214 Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1) Divide, Fixed-Point: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 5) Divide, Divide, Ploating-Point; Data Flow 5-213 Divide Decode, ROS 4-105 (Sheet 1) E-Register: Data Flow 2-1 Incrementer, Bits 14 and 15 4-203 Parity Prediction After Incrementing 4-204 Usage: Branch Requests 5-4 Branching Instructions 3-4 Decimal Instructions 3-3 Direct Control Operation 5-607 Divide, Floating-Point 5-213	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Foeimal 5-305 (Sheet 1) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-210 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, AR (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Halfword, AH (4A); RX 5-108 Compare, C (59); RX 5-108 Compare, C (19); RR 5-108 Compare, CR (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 5-110 (Sheet 4) Initialization 5-110 (Sheet 2) Divide, D (5D); RX 5-101 Load, L (58); RX 5-101 Load, LR (18); RR 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-102 Load Multiple, LM (98); RS 5-107 Load Negative, LNR (11); RR 5-106 Load Positive, LPR (10); RR 5-105 Multiply: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply, M (5C); RX 5-109 Multiply, Ma (1C); RX 5-109 Multiply, Halfword, MH (4C); RX 5-109 Shift Left Double, SLDA (8F); RS 5-117
Unpack, UNPK (F3); SS: GIS 5-307 Not Word Overlap Sequence 5-310 Word Overlap Sequence 5-311 Zero and Add, ZAP (F8); SS 5-304 DEFEAT INTERLEAVING Switch Gating 6-11 Delayed Block I-Fetch Trigger 5-29 (Sheet 1) Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1) Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1) Diagnose (83); Stat Sw, SI 5-609 Direct Control Operation: Data Flow 5-607 Direct Control Interface 3-5 Read Direct, RDD (85); Stat Sw, SI 5-608 Write Direct, WRD (84); Stat Sw, SI 5-607 Disable Interleaving and Reverse Storage Address Trigger 6-11 Disable Interleaving Trigger 6-11 Disable Interval Timer Logic 6-21 Display Instructions: Convert and Start Symbols, CSS (02); DSPY, RR 5-903 Convert Weather Lines, CVWL (03); DSPY, RR 5-905 Load Chain, LC (51); DSPY, RX 5-906 Repack Symbols, PSB (0F); DSPY, RR 5-902 Divide, D (50); Fix Pt, RX 5-110 (Sheet 2) Divide, D (50); Fix Pt, RR (Long) 5-215 Divide, DDR (2D); Fi Pt, RR (Long) 5-215 Divide, DR (2D); Fi Pt, RR (Long) 5-215 Divide, DR (7D); Fi Pt, RR (Long) 5-215 Divide, DR (1D); Fix Pt, RR (Short) 5-214 Divide, DP (FD); Fi Pt, RR (Short) 5-214 Divide, DP (FD); Fi Pt, RR (Short) 5-214 Divide, DP (FD); Fi Pt, RR (Short) 5-214 Divide, DP (1D); Fix Pt, RR (Short) 5-214 Divide, DP (1D); Fix Pt, RR (Long) 5-215 Divide, DP (1D); Fix Pt, RR (Short) 5-214 Divide, DP (2D); Fix Pt, St (10) Divide, PD (2D); Fix Pt, St (2D) Divide, PD (2D); Fix Pt, St	Usage: Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Direct Control Operation 5-607 (Sheet 2) Divide, Decimal 5-306 (Sheet 1) Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-109 (Sheet 3) Multiply, Floating-Point 5-109 Status Switching Instructions 3-5 Fail Trigger 6-111, 6-112 Fault Locating Test (see FLT) Final Error Latch 4-413, 4-414 Fixed-Point Instructions: Add, A (5A); RX 5-108 Add, A (1A); RR 5-108 Add Halfword, AH (4A); RX 5-108 Add Logical, AL (5E); RX 5-108 Compare, C (59); RX 5-108 Compare, C (19); RR 5-108 Compare, C (19); RR 5-108 Compare, C (19); RR 5-108 Convert to Binary, CVB (4F); RX 5-111 Convert to Decimal, CVD (4E); RX 5-112 Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 3) Data Flow 3-1 Divide: Algorithm 5-110 (Sheet 1) Load, L (58); RX 5-101 Load, LR (18); RR 5-101 Load and Test, LTR (12); RR 5-103 Load Complement, LCR (13); RR 5-104 Load Halfword, LH (48); RX 5-107 Load Negative, LNR (11); RR 5-105 Multiply: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply, M (5C); RX 5-109 Multiply, MR (1C); RR 5-109 Multiply Halfword, MH (4C); RX 5-109

Shift Right Single, SRA (8A); RS 5-118		Halve, HER (34); Fl Pt, RR (Short) 5-208
Store Halfword, STH (40); RX 5-114		Hold In Flip-Latch 5-607 (Sheet 2)
Store Multiple, STM (90); RS 5-115		Hold MC IPL Latch 6-9
Store, ST (50); RX 5-113		HOIL MC II L Lateii 0-9
Subtract Halfword, SH (4B); RX 5-108		I-Fetch:
Subtract Logical, SL (5F); RX 5-108		Block I-Fetch Trigger 5-16
Subtract Logical, SLR (1F); RR 5-108		Branch Requests 5-4
Subtract, S (5B); RX 5-108		Common Interruption Routine 5-26
Subtract, SR (1B); RR 5-108		CPU Store in Progress Exceptional Condition 5-18
Floating-Point Instructions:		External Interruptions 5-24
Add Normalized, AD (6A); RX (Long) 5-207		Instruction Requests During Early End Op 5-3
Add Normalized, ADR (2A); RR (Long) 5-207		Instruction Requests During End Op 5-2
Add Normalized, AE (7A); RX (Short) 5-206		Interrupt Code Triggers:
Add Normalized, AER (3A); RR (Short) 5-206		Nonbranch Setting of 5-20
Add Unnormalized, AU (7E); RX (Short) 5-206		Program Interruption Code 5-22
Add Unnormalized, AUR (3E); RR (Short) 5-206		Spec Y-Branch Setting of 5-21
Add Unnormalized, AW (6E); RX (Long) 5-207		Invalid Instruction Address Test Exceptional Condition 5-29
Add Unnormalized, AWR (2E); RR (Long) 5-207		I/O Interruption 5-25
CC Setting 5-201		Machine Check Interruption 5-19
Compare, CD (69); RX (Long) 5-207		Manual Control Exceptional Conditions 5-27
Compare, CDR (29); RR (Long) 5-207		Operand Prefetching During End Op 5-1
Compare, CE (79); RX (Short) 5-206		Program Interruptions 5-22
Compare, CER (39); RR (Short) 5-206		Program Store Compare Exceptional Condition 5-28
Data Flow 2-1		Q-Register Refill Exceptional Condition 5-30
Divide, Data Flow 5-213		RR, Flowchart 5-6
Divide, DD (6D); RX (Long) 5-215		RR, One-Cycle 5-7
Divide, DDR (2D); RR (Long) 5-215		RR, Two-Cycle 5-8
Divide, DE (7D); RX (Short) 5-214		RS, Flowchart 5-13
		RS, One-Cycle 5-10
Divide, DER (3D); RR (Short) 5-214		RS, Two-Cycle 5-12
Halve, HDR (24); RR (Long) 5-209		RX, Flowchart 5-9
Halve, HER (34); RR (Short) 5-208		RX, One-Cycle 5-10
Load and Test, LTDR (22); RR (Long) 5-205		RX, Two-Cycle Indexed 5-11
Load and Test, LTER (32); RR (Short) 5-204		RX, Two-Cycle Nonindexed 5-12
Load Complement, LCDR (23); RR (Long) 5-205		Sequence, Selection of 5-5
Load Complement, LCER (33); RR (Short) 5-204		- ·
Load, LD (68); RX (Long) 5-203		Sequencers 5-15
Load, LDR (28); RR (Long) 5-202		SI, Flowchart 5-13
Load, LE (78); RX (Short) 5-203		SI, One-Cycle 5-10
Load, LER (38); RR (Short) 5-202		SI, Two-Cycle 5-12
Load Negative, LNDR (21); RR (Long) 5-205		SS, Flowchart 5-14
Load Negative, LNER (31); RR (Short) 5-204		Supervisor Call Interruption 5-23
Load Positive, LPDR (20); RR (Long) 5-205		Timer Exceptional Condition 5-17
Load Positive, LPER (30); RR (Short) 5-204		I-Fetch Invalid Address Trigger 5-29 (Sheet 1)
Multiply, Data Flow 5-210		I-Fetch Request Trigger 5-29 (Sheet 1)
Multiply, MD (6C); RX (Long) 5-212		IC:
Multiply, MDR (2C); RR (Long) 5-212		Address Gating, BCU 4-602
Multiply, ME (7C); RX (Short) 5-211		Data Flow 2-1
Multiply, MER (3C); RR (Short) 5-211		Parity Adjustment 4-205
Save Signs and Insert Sign Function 5-201		Usage:
Store, STD (60); RX (Long) 5-216		Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
Store, STE (70); RX (Short) 5-216		B-Field Transfer to LAL 4-201
Subtract Normalized, SD (6B); RX (Long) 5-207		Branching Instructions 3-4
Subtract Normalized, SE (7B); RX (Short) 5-206		Decimal Instructions 3-3
Subtract Normalized, SER (3B); RR (Short) 5-206		Divide, Decimal 5-306 (Sheet 1)
Subtract Unnormalized, SU (7F); RX (Short) 5-206		Fixed-Point Instructions 3-1
Subtract Unnormalized, SUR (3F); RR (Short) 5-206		I-Fetch Sequencer Control 5-15
Subtract Unnormalized, SW (6F); RX (Long) 5-207		Instruction Requests During Early End Op 5-3
Subtract Unnormalized, SWR (2F); RR (Long) 5-207		Instruction Requests During End Op 5-2
FLT:		Logical Instructions 3-3
Backspace Pb 6-27		Multiply, Decimal 5-305 (Sheet 1)
Clock 6-103		Operand Prefetching During End Op 5-1
Counter, Decrementing 6-106		RR I-Fetch, One-Cycle 5-7
Sequence 6-116		RS I-Fetch, One-Cycle 5-10
FLT Counter = 0 Latch 6-106		RX I-Fetch, One-Cycle 5-10
FLT Test Trigger 6-26, 6-111		RX I-Fetch, Two-Cycle Indexed 5-11
Force Address Latch 4-1, 6-7		Selection of I-Fetch Sequence 5-5
Fraction Data Path:		SI I-Fetch, One-Cycle 5-10
Floating-Point Divide 5-213		Status Switching Instructions 3-5
Floating-Point Multiply 5-210		IC P(16-23) Flip-Latch 4-205
FREQUENCY ALTERATION Switch, Clock Signal Generator	4-3	IC Request Trigger 4-601
Full-Sum Checking Logic, PA(48-55) 4-514		IC Sync Latch 4-601, 5-15 (Sheet 1)
Full Sum Error (48–55) Trigger 4-514		IC Sync Trigger 4-601
Functional Units (see Specific Unit)		Inhibit LS Write Trigger 5-21
		Initial Program Load (See IPL)
G-Register:		Input/Output (see I/O)
Data Flow 2-1		Insert Character, IC(43); Logic, RX 5-408
Usage:		Insert Key Trigger 4-601
Direct Control Operation 5-607		Insert Storage Key, ISK (09); Stat Sw, RR 5-606
Status Switching Instructions 3-5		Instruction:
GAP Latch 6-113		Requests:
Gate A(8-15) to SBA Trigger 4-401		During Early End Op 5-3
Gate A(0-7) to SBA Trigger 4-401		During End Op 5-2
Gate B(56-63) to SBA Trigger 4-401		Step Routine 6-13
Gate Control Triggers for 'B + T' Micro-order 4-409		Instruction Counter (see IC)
Gate F to SBA Trigger 4-401		Instruction Fetching (see I-Fetch)
Gate I-Fetch Invalid Address Trigger 5-29 (Sheet 1)		Instruction Length Not Available Trigger 5-20
Gate IL Not Available Trigger 5-16		Instruction Step Latch 6-12
General Initialization Sequence (see GIS)		Instructions (see Specific Instruction or Class)
GIS:		Interrupt Code Triggers 5-20, 5-21, 5-22
Add, AP (FA); Dec, SS 5-301		Interruptions:
Compare, CP (F9); Dec, SS 5-301		Common Routine 5-26
Logical Instructions 5-401		External 5-24
Move With Offset, MVO (F1); Dec, SS 5-307		Gating, Block 6-6
Pack, PACK (F2); Dec, SS 5-307		Interrupt Code Triggers 5-20, 5-21, 5-22
Subtract, SP (FB); Dec, SS 5-301		I/O 5-25
Unpack, UNPK (F3); Dec, SS 5-307		Machine Check 5-19
onpack, old K (1.3), Dec, 33 3-30/		Program 5-22
		Supervisor Call 5-23
Half-Sum Checking Logic, PA(48-55) 4-413		Interrupts Latch 6-6
Half-Sum Error Trigger 4-413		Invalid Address Logic, SCI 4-604
Half-Sum Precheck Error (48-55) Trigger 4-413		Invalid Digit Logic, Serial Adder 4-405
Halt I/O, HIO (9E); I/O, SI 5-703		Invalid Instruction Address Test Exceptional Condition 5-29
Halve, HDR (24); F1 Pt, RR (Long) 5-209		Invalid Instruction Address Trigger 5-29 (Sheet 1)

	Store Character, STC (42); RX 5-408
Instructions: Data Flow 3-6	Test Under Mask, TM (91); SI 5-407
Halt I/O, HIO (9E); SI 5-703	Translate and Test, TRT (DD); SS 5-410
Start I/O, SIO (9C); SI 5-701	Translate, TR (DC); SS 5-410
Test Channel, TCH (9F); SI 5-704	Logout:
Test I/O, TIO (9D); SI 5-702	Control Logic 6-108
Interruption 5-25	Sequence 6-114
System Data Flow 2-1	Logout Trigger 6-108
IPL:	LS (see Local Storage)
Gating 6-9	
Operation 6-8 IPL Status Latch 6-9	Machine Check Interrupt Trigger 5-19
II L Status Laton 0-9	Machine Check Interruption 5-19
	Main Storage, Data Flow:
K-Register:	I/O Instructions 3-6
Data Flow 2-1 Usage:	System 2-1 Maintenance Control Word (see MCW)
Convert and Sort Symbols 5-903	Maintenance Features:
Convert Weather Lines 5-905	Diagnose (83); Stat Sw 5-609
Delay 5-803	MCW 5-609 (Sheet 1)
DE Wrap 6-201	Maintenance Mode Stop Clock (see MMSC)
Mode Word 5-806	Manual Control Exceptional Conditions 5-27
Repack Symbols 5-902	Manual Trigger 6-6
	Mark Triggers: Data Flow 2-1
Late BCU Cleanup Latch 4-208	Positive Logic Diagram 4-209
LM-Register:	Usage, Scan 6-101
Data Flow 2-1	MCW 5-609 (Sheet 1)
Usage:	MCW-Register:
Convert Weather Lines 5-905 LM to XY Formatting 4-211	Data Flow 2-1
Repack Symbols 5-902	Usage:
Load Address, LA (41); Logic, RX 5-409	Scan 6-101
Load and Test, LTDR (22); Fl Pt, RR (Long) 5-205	Status Switching Instructions 3-5
Load and Test, LTER (32); Fl Pt, RR (Short) 5-204	Mixer:
Load and Test, LTR (12); Fix Pt, RR 5-103	Data Flow 2-1 Usage:
Load Complement, LCDR (23); Fl Pt, RR (Long) 5-205	Convert Weather Lines 5-905
Load Complement, LCER (33); Fl Pt, RR (Short) 5-204	LM to XY Reformatting 4-211
Load Complement, LCR (13); Fix Pt, RR 5-104 Load Halfword, LH (48); Fix Pt, RX 5-102	Repack Symbols 5-902
Load, L (58); Fix Pt, RX 5-101	XY Parity Prediction 4-212
Load, LD (68); Fl Pt, RX (Long) 5-203	MMSC Logic 6-110
Load, LDR (28); Fl Pt, RR (Long) 5-202	MMSC Trigger 6-108, 6-110
Load, LE (78); Fl Pt, RX (Short) 5-203	Move, MVC (D2); Logic, SS 5-402
Load, LER (38); F1 Pt, RR (Short) 5-202	Move, MVI (92); Logic, SI 5-402
Load, LR (18); Fix Pt, RR 5-101	Move Numerics, MVN (D1); Logic, SS 5-402 Move With Offset, MVO (F1); Dec, SS:
Load Multiple, LM (98); Fix Pt, RS 5-107	GIS 5-307
Load Negative, LNDR (21); Fl Pt, RR (Long) 5-205 Load Negative, LNER (31); Fl Pt, RR (Short) 5-204	Not Word Overlap Sequence 5-312
Load Negative, LNER (31); Fl Pt, RR (Short) 5-204 Load Negative, LNR (11); Fix Pt, RR 5-106	Word Overlap Sequence 5-313
Load Positive, LPDR (20); Fl Pt, RR (Long) 5-205	Move Zones, MVZ (D3); Logic, SS 5-402
Load Positive, LPER (30); Fl Pt, RR (Short) 5-204	Multiple Computing Element Instructions:
Load Positive, LPR (10); Fix Pt, RR 5-105	Delay, DLY(0B); Mple, RR 5-803
Load PSW, LPSW (82); Stat Sw, SI 5-601	Insert ATR, IATR (0E); Mple, RR 5-802
Local Storage:	Load ID, LI(0C); Mple, RR 5-801 Load PS Base Address (Preferential Storage), LPSB (A1); Mple, SI 5-805
	Edad 15 Base Address (Herefelital Stolage), Libb (A1), Mple, 51 5-665
Data Flow 2-1	Move Word, MVW (D8): Mple, SS 5-806
Read/Write Controls 4-301	Move Word, MVW (D8); Mple, SS 5-806 Set Address Translator, SATR (0D); Mple, RR Receiving 5-808
Read/Write Controls 4-301 Usage:	Move Word, MVW (D8); Mple, SS 5-806 Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807
Read/Write Controls 4-301 Usage:	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point:
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2)
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3)
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2)
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1)
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions:	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NI (94); SI 5-404	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NR (14); RR 5-404	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NI (94); SI 5-404	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register:
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RR (Long) 5-212 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MER (3C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLR (15); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RR (Long) 5-212 Multiply, ME (7C); FI Pt, RR (Short) 5-211 Multiply, ME (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NR (94); SI 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-411	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Short) 5-211 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RX 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-411 Exclusive-OR, X (57); RX 5-406	Set Address Translator, SATR (OD); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Short) 5-211 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OI (96); Logic, SI 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLI (95); SI 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-406 Exclusive-OR, XC (D7); SS 5-406	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Short) 5-211 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RX 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-411 Exclusive-OR, X (57); RX 5-406	Set Address Translator, SATR (OD); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Long) 5-212 Multiply, MDR (2C); Fl Pt, RX (Short) 5-211 Multiply, ME (7C); Fl Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OI (96); Logic, SI 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, XI (97); SI 5-406 Exclusive-OR, XI (97); SI 5-406	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX 5-109 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RX (Short) 5-211 Multiply, MER (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OI (96); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 OR, OR (16); Logic, RR 5-405 OR, OR (16); Logic, RR 5-405
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR 1-Fetch, One-Cycle 5-7 RS 1-Fetch, One-Cycle 5-10 RX 1-Fetch, One-Cycle 5-10 RX 1-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI 1-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, X (67); SS 5-406 Exclusive-OR, X (17); SR 5-406 Exclusive-OR, X (17); RR 5-406 Gis 5-401 Insert Character, IC (43); RX 5-408	Set Address Translator, SATR (OD); Mple, RR Receiving Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (AO); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX (Long) 5-212 Multiply, MD (6C); Fl Pt, RX (Long) 5-212 Multiply, MD (6C); Fl Pt, RR (Short) 5-211 Multiply, ME (7C); Fl Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-406 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, XR (17); RR 5-406 Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, Mo (5C); Fix Pt, RX (5-109) Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RR (Long) 5-212 Multiply, MER (7C); FI Pt, RX (Short) 5-211 Multiply, MFR (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RX 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, X (17); RR 5-406 GIS 5-401 Insert Character, IC (43); RX 5-409 Move, WVC (D2); SS 5-409	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (AO); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M(5C); Fix Pt, RX 5-109 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RR (Long) 5-212 Multiply, ME (7C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OI (96); Logic, SS 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 SX I-Fetch, One-Cycle 5-10 RX I-Fetch, Ope-Cycle 5-10 RX I-Fetch, Ope-Cycle 5-10 RX I-Fetch, Ope-Cycle 5-10 RX I-Fetch, Ope-Cycle 10-10 RX I-Fetch, Ope-Cycle 10-10 RX I-Fetch, Tokal 4-202 RX I-Fe	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Floating Point, Data Flow 5-210 Multiply, MD (5C); Fix Pt, RX 5-109 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OI (96); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder:
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-416 Exclusive-OR, X (77); RX 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, XR (17); RR 5-406 Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MVI (92); SI 5-402 Move, MVI (92); SI 5-402 Move Numerics, MVN (D1); SS 5-402	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RX 5-405 OR, OI (96); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLI (95); SI 5-403 Compare, CLI (95); SI 5-403 Compare, CLI (97); SS 5-401 Edit and Mark, EDMK (DF); SS 5-411 Exclusive-OR, X (97); SS 5-406 Exclusive-OR, X (17); RR 5-406 GIS 5-401 Insert Character, IC (43); RX 5-409 Move, MVC (D2); SS 5-402 Move, MVI (92); SI 5-402 Move Mower Mumerics, MVN (D1); SS 5-402 Move Zones, MVZ (D3); SS 5-402	Set Address Translator, SATR (0D); Mple, RR Receiving Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, M (5C); Fix Pt, RX (5-109) Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RX (Long) 5-212 Multiply, ME (3C); FI Pt, RX (Short) 5-211 Multiply, ME (3C); FI Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OC (D6); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, Two-Cycle Indexed 5-11 Scan 6-101 SI I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-404 Compare, SL (55); RX 5-403 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-416 Exclusive-OR, X (77); RX 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, XR (17); RR 5-406 Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MVI (92); SI 5-402 Move, MVI (92); SI 5-402 Move Numerics, MVN (D1); SS 5-402	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RX 5-405 OR, OI (96); Logic, SI 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End.Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 Satus Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NC (D4); SS 5-404 AND, NR (14); RR 5-404 Compare, SL (55); RX 5-403 Compare, CLR (15); RS 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Edit and Mark, EDMK (DF); SS 5-401 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, X (77); RR 5-406 Exclusive-OR, X (77); RR 5-406 Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MVC (D2); SS 5-402 Move, MVC (D2); SS 5-402 Move Numerics, MVN (D1); SS 5-402 Move Nomers, MVN (D1); SS 5-402 Move Numerics, MVN (D1); SS 5-402 Move Nomers, MVN (D1); SS 5-402 Move Zones, MVZ (D3); SS 5-402 Move Numerics, MVN (D1); SS 5-402 Move Zones, MVZ (D3); SS 5-402 Move Zones, MVZ (D3); SS 5-402 Move One, Se-405	Set Address Translator, SATR (OD); Mple, RR Receiving Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (5C); Fix Pt, RX (Long) 5-212 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (7C); FI Pt, RR (Short) 5-211 Multiply, ME (7C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, RS 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510 Carry Lookahead Logic 4-511 Data Flow 2-1 Excess-6 Logic 4-415
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR 1-Fetch, One-Cycle 5-7 RS 1-Fetch, One-Cycle 5-10 RX 1-Fetch, One-Cycle 5-10 RX 1-Fetch, One-Cycle 5-10 RX 1-Fetch, One-Cycle 5-10 Statis Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NI (94); SI 5-404 AND, NI (94); SI 5-404 Compare, SL (55); RX 5-404 Compare, CLC (D5); SS 5-403 Compare, CLR (15); RR 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Exclusive-OR, XC (77); RX 5-406 Exclusive-OR, XI (77); RX 5-406 Exclusive-OR, XI (77); RX 5-406 Exclusive-OR, XI (77); RX 5-406 Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MVC (D2); SS 5-402 Move Numerics, MVN (D1); SS 5-402 Move Numerics, MVN (D1); SS 5-402 Move Vannerics, MVN (D1); SS 5-402 Move Numerics, MVN (D1); SS 5-405 OR, OC (56); RX 5-405 OR, OC (56); RX 5-405 OR, OC (16); RR 5-405 OR, OR (16); RR 5-405	Set Address Translator, SATR (OD); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MDR (5C); Fix Pt, RX 5-109 Multiply, MDR (2C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RX (Long) 5-212 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, MR (3C); FI Pt, RR (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OI (96); Logic, SS 5-405 OR, OI (96); Logic, SS 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510 Carry Lookahead Logic 4-511 Data Flow 2-1 Excess-6 Logic 4-415 Full-Sum Checking Logic, PA(48-55) 4-414
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 SX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle I-Fetch, One-Cycle Insert Character, One-Cycle 5-10 RX I-Fetch, One-Cycle Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MYC (D2); SS 5-402 Move, MYC (D2); SS 5-402 Move, MYC (D2); SS 5-402 Move Numerics, MYN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-405 OR, Ol (96); SI 5-405 OR	Set Address Translator, SATR (OD); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (5C); Fix Pt, RX 5-109 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RX (Short) 5-211 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OC (D6); Logic, SS 5-405 OR, OR (16); Logic, RS 5-405 OR, OR (16); Logic, RS 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510 Carry Lookahead Logic 4-511 Data Flow 2-1 Excess-6 Logic 4-415 Full-Sum Checking Logic, PA(48-55) 4-414 Gate Control Triggers for 'B + T' Micro-order 4-409
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 Status Switching Instructions 3-5 LOG OUT Pushbutton Logic 6-25 Logical Function, SAL(0) 4-406 Logical Instructions: AND, N (54); RX 5-404 AND, NR (14); RX 5-404 AND, NR (14); RX 5-404 Compare, SL (55); RX 5-403 Compare, CLR (15); SR 5-403 Compare, CLR (15); RR 5-403 Data Flow 3-3 Edit, ED (DE); SS 5-411 Exclusive-OR, X (57); RX 5-406 Exclusive-OR, XI (97); SI 5-406 Cxclusive-OR, XI (97); SI 5-406 Cxclusive-OR, XI (97); SS 5-407 Move, MVC (D2); SS 5-402 Move, MVI (92); SI 5-402 Move Numerics, MVN (D1); SS 5-402 OR, O(56); RX 5-405 OR, OI (96); SI 5-405 OR, OI (16); RR 5-405 Shift Left Double, SLDL (89); RS 5-412 Shift Left Double, SLDL (89); RS 5-412	Set Address Translator, SATR (0D); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 2) Data Flow 5-109 (Sheet 3) Initialization 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, MD (6C); Fi Pt, RX (Long) 5-212 Multiply, ME (7C); Fi Pt, RX (Short) 5-211 Multiply, ME (7C); Fi Pt, RX (Short) 5-211 Multiply, ME (7C); Fi Pt, RR (Short) 5-211 Multiply, MR (1C); Fix Pt, RR (Short) 5-211 Multiply, MR (1C); Fix Pt, RR (5-109) N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OR (16); Logic, RS 5-405 OR, OR (16); Logic, RR 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-308 Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510 Carry Lookahead Logic 4-511 Data Flow 2-1 Excess-6 Logic 4-415 Full-Sum Checking Logic, PA(48-55) 4-414 Gate Control Triggers for 'B + T' Micro-order 4-409 Half-Sum Checking Logic, PA(48-55) 4-413
Read/Write Controls 4-301 Usage: B-Field Transfer to LAL 4-201 Branching Instructions 3-4 Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2 Operand Prefetching During End Op 5-1 R(8-11) or R(12-15) Transfer to LAL 4-202 RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle 5-10 SX I-Fetch, One-Cycle 5-10 RX I-Fetch, One-Cycle I-Fetch, One-Cycle Insert Character, One-Cycle 5-10 RX I-Fetch, One-Cycle Insert Character, IC (43); RX 5-408 Load Address, LA (41); RX 5-409 Move, MYC (D2); SS 5-402 Move, MYC (D2); SS 5-402 Move, MYC (D2); SS 5-402 Move Numerics, MYN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-402 Move Vumerics, WNN (D1); SS 5-405 OR, Ol (96); SI 5-405 OR	Set Address Translator, SATR (OD); Mple, RR Receiving 5-808 Set Configuration SCON (01); Mple, RR 5-810 Start I/O Processor, SIOP (9A); Mple, SI 5-807 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804 Test & Set, TS (93) Mple, SI 5-811 Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Multiply, Fixed-Point: Algorithm 5-109 (Sheet 2) Data Flow 5-109 (Sheet 1) Multiply Floating Point, Data Flow 5-210 Multiply Floating Point, Data Flow 5-210 Multiply Halfword, MH (4C); Fix Pt, RX 5-109 Multiply, MD (5C); Fix Pt, RX 5-109 Multiply, MD (6C); FI Pt, RX (Long) 5-212 Multiply, MDR (2C); FI Pt, RX (Short) 5-211 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, ME (7C); FI Pt, RX (Short) 5-211 Multiply, MP (FC); Dec, SS 5-305 Multiply, MR (1C); Fix Pt, RR 5-109 N-Register: Data Flow 2-1 Usage (Repack Symbols) 5-902 Operand Prefetching During End Op 5-1 OR Function, SAL(0) 4-406 OR, O (56); Logic, RX 5-405 OR, OC (D6); Logic, SS 5-405 OR, OC (D6); Logic, SS 5-405 OR, OR (16); Logic, RS 5-405 OR, OR (16); Logic, RS 5-405 Pack, PACK (F2); Dec, SS: GIS 5-307 Not Word Overlap Sequence 5-309 PAL(48-55) Parity Latch 4-412 Parallel Adder: Address Gating, SCI 4-602 Bit-Position Logic, Bit 47 4-510 Carry Lookahead Logic 4-511 Data Flow 2-1 Excess-6 Logic 4-415 Full-Sum Checking Logic, PA(48-55) 4-414 Gate Control Triggers for 'B + T' Micro-order 4-409

Usage:	Instruction Requests During End Op 5-2
Branching Instructions 3-4	Operand Prefetching During End Op 5-1
Decimal Instructions 3-3	R(8-11) or $R(12-15)$ Transfer to LAL 4-202
Divide, Decimal 5-306 (Sheet 1)	RR I-Fetch, One-Cycle 5-7
Divide, Fixed-Point 5-110 (Sheet 4)	RR I-Fetch, Two-Cycle 5-8
Divide, Floating-Point 5-213	RS I-Fetch, One-Cycle 5-10
Fixed-Point Instructions 3-1	RS I-Fetch, Two-Cycle 5-12
Floating-Point Instructions 3-2	RX I-Fetch, One-Cycle 5-10
I-Fetch Sequencer Control 5-15	RX I-Fetch, Two-Cycle Indexed 5-11
Logical Instructions 3-3	RX I-Fetch, Two-Cycle Nonindexed 5-12
Multiply, Decimal 5-305 (Sheet 1)	Selection of I-Fetch Sequence 5-5
Multiply, Fixed-Point 5-109 (Sheet 3)	SI I-Fetch, One-Cycle 5-10
Multiply, Floating-Point 5-210	SI I-Fetch, Two-Cycle 5-12
RR I-Fetch, One-Cycle 5-7 RS I-Fetch, One-Cycle 5-10	Status Switching Instructions 3-7 RATE Switch Logic 6-12
RX I-Fetch, One-Cycle 5-10	Read Direct, RDD (85) 5-607
RX I-Fetch, Two-Cycle Indexed 5-11	Read-Only Storage (see ROS)
Scan 6-101	Read-Only Storage Address Register (see ROSAR)
Scan-Out Path 6-107	Read-Only Storage Backup Register (see ROSBR)
SI I-Fetch, One-Cycle 5-10	Read-Only Storage Data Register (see ROSDR)
Status Switching Instructions 3-5	Read-Only Storage Previous Address Register A and B (see PROSAR A and
Parity:	PROSAR B)
Generation, PAL(48-55) 4-412	Read/Write Controls, Local Storage 4-301
IC, Adjustment for Stepping 4-205	R(8-11) or $R(12-15)$ Transfer to LAL 4-202
Predict Logic, Serial Adder 4-407	REPEAT INSN Switch:
Prediction, after Incrementing E-Register Incrementer 4-204	Logic 6-15
Partial Product Bit, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)	Routine 6-16
Partial Product Byte, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3) Pass Pulse Trigger 4-1, 6-12, 6-102	Repeat Instruction Adjust Trigger 6-15 Repeat Instruction Initialization Latch 6-15
Pass Trigger 6-112, 6-113	-
PIR:	Repeat ROS Address Flip-Latch 4-101 REPEAT ROS ADDRESS Switch Gating 6-17
Data Flow 2-1	Request Sensing Logic 4-601
Usage (Diagnose) 5-609	Reset:
Power-on Reset 6-7	Machine 6-7
Product/Quotient Bit Logic, Serial Adder 4-408	RESTART FLT I/O Pushbutton Logic 6-27
Program Interrupt Flip-Latch 5-22	Ripple Storage, Loop Routine 6-18
Program Interruptions 5-22	Roller Switches 6-2
Program Status Word (see PSW)	ROS:
Program Store Compare Exceptional Condition 5-28	Addressing:
PROSAR A, Data Flow 4-105 (Sheet 2)	Drive Line Decode 4-105 (Sheet 1)
PROSAR B, Data Flow 4-105 (Sheet 2)	Select Line Decode 4-105 (Sheet 1)
Protected Branch Address Trigger 5-29 (Sheet 1)	Sense Amplifiers 4-105 (Sheet 1)
Protection Check to CPU Latch 5-20	Sense Latches 4-105 (Sheet 1)
PSA Access Error 4-608	Sense Line and Driver Distribution 4-105 (Sheet 1)
PSBAR (Preferential Storage Base Add Reg):	Array Drivers 4-106
Counter 4-608	Data Flow 4-105 (Sheet 2)
Logical: Data Flow 2-1	ROSAR(0-5) Logic 4-101
Usage:	ROSAR(6–9) Logic 4-102 ROSAR(10) Logic 4-103
Address Decode & Gating Logic 4-602	ROSAR(11) Logic 4-104
Load PSBAR 5-805	Timing 4-105 (Sheet 1)
Store PSBAR 5-804	ROS Microbranching, Scan Control 6-112
Physical:	ROS Test Initiate Trigger 6-26
Data Flow 2-1	ROS Test Latch 6-26
Usage:	ROS Test Sequence 6-15
Load PSBAR 5-805	ROS Test Trigger 6-112
Store PSBAR 5-804	ROS Transfer and Repeat Address Trigger and Latch 6-17
PSW Register:	ROS TRANSFER Switch Gating 6-17
Data Flow 2-1	ROSAR:
Usage:	Data Flow 4-105 (Sheet 2)
Branching Instructions 3-4	ROSAR(0-5) Logic 4-101
Status Switching Instructions 3-5 Pulse Mode:	ROSAR(6–9) Logic 4-102 ROSAR(10) Logic 4-103
Controls 6-23	ROSAR(11) Logic 4-103
Operation 6-24	Selection of I-Fetch Sequence 5-5
Pulse Mode Adjust Trigger 6-23	Usage:
Pulse Mode Initialization Trigger 6-23	I-Fetch Sequencer Control 5-15
Pulse Mode Setup Latch 6-23	Scan 6-101
Pushbutton:	ROSAR Latches, Data Flow 4-105 (Sheet 2)
Gating, Stop Loop 6-5	ROSBR, Data Flow 4-105 (Sheet 2)
Signal Generation 6-3	ROSDR:
	Data Flow 4-105 (Sheet 2)
2-Register:	Logic 4-107
Data Flow 2-1	ROSDR Latches, Data Flow 4-105 (Sheet 2)
Usage:	RR I-Fetch:
B-Field Transfer to LAL 4-201	Flowchart 5-6
Branching Instructions 3-4	One-Cycle 5-7
I-Fetch Sequencer Control 5-15	Two-Cycle 5-8 RS I-Fetch:
Instruction Requests During Early End Op 5-3	Flowchart 5-13
Instruction Requests During End Op 5-2	One-Cycle 5-10
Operand Prefetching during End Op 5-1	Two-Cycle 5-12
RR I-Fetch, One-Cycle 5-7	RX I-Fetch:
RR I-Fetch, Two-Cycle 5-8 RS L-Fetch, One-Cycle 5-10	Flowchart 5-9
RS I-Fetch, One-Cycle 5-10 RS I-Fetch, Two-Cycle 5-12	One-Cycle 5-10
RX I-Fetch, One-Cycle 5-12 RX I-Fetch, One-Cycle 5-10	Two-Cycle Indexed 5-11
RX I-Fetch, Two-Cycle Indexed 5-11	Two-Cycle Nonindexed 5-12
RX I-Fetch, Two-Cycle Nonindexed 5-12	
Selection of I-Fetch Sequence 5-5	S-Register (see ST-Register)
SI I-Fetch, One-Cycle 5-10	SAB Parity Conversion Logic, SCI 6-10
SI I-Fetch, Two-Cycle 5-12	SADDL Parity (0-7) Latch 4-407
Status Switching Instructions 3-5	Sample Pulse Trigger 5-17
P-Register Refill Exceptional Condition 5-30	Scan Clock 6-102
Quotient Bits, Derivation of; Fixed-Point Divide 5-110 (Sheet 4)	Scan Control Triggers 6-111
	Scan Counter Control Trigger and Latch 6-106
Register:	Scan Counter Latches and Decrementer 6-104
Data Flow 2-1	Scan/IOCE Interface 6-113
Usage: B-Field Transfer to LAL 4-201	Scan Logic:
Branch Requests 5-4	Control Triggers 6-111 Data Flow 6-101
Branching Instructions 3-4	Pata Flow 6-101 FLT Clock 6-103
I-Fetch Sequencer Control 5-15	FLI Clock 6-103 FLT Counter, Decrementing 6-106
Instruction Requests During Early End On 5-3	Logout Control Logic 6-108

MMSC Logic 6-110	I/O Instructions 3-7
ROS Microbranching, Control 6-112	Logical Instructions 3-3
Scan Clock 6-102 Scan Counter Latches and Decrementer 6-104	Multiply, Decimal 5-305 (Sheet 1) Multiply, Fixed-Point 5-109 (Sheet 3)
Scan/IOCE Interface 6-113	Multiply, Floating-Point 5-210
Scan-Out Bus, Data Flow 6-107	RS I-Fetch, One-Cycle 5-10
Scan-Out Path 6-109	RX I-Fetch, One-Cycle 5-10
Scan Storage Address Generator 6-105	RX I-Fetch, Two-Cycle Indexed 5-11
Scan MODE ROS/PROC/FLT Switch Logic 6-26 Scan Mode Trigger and Latch 6-108	Scan 6-101 SI I-Fetch, One-Cycle 5-10
Scan-Out Bus, Data Flow 6-107	Status Switching Instructions 3-5
Scan-Out Path 6-109	ST-Register Byte Counter (see STC)
Scan-Out ROS (see SOROS)	Start I/O, SIO (9C); I/O, SI 5-701
Scan Request Trigger 4-601, 6-105, 6-108 Scan Storage Address Generator 6-105	STAT A, Set CC; Parallel Adder 4-416 STAT B, Positive Logic Diagram 4-501
Scan Sync Trigger and Latch 4-601, 6-105, 6-108	STAT C, Save Signs and Insert Sign; Floating-Point 5-201
SCI:	STAT D, Save Signs and Insert Sign; Floating-Point 5-201
Address Decode Logic, Basic System 4-602	STAT F, Save Signs and Insert Sign; Floating-Point 5-201
Address Gating Logic 4-602	Status Switching Instructions: Data Flow 3-5
CE Request Timing, Typical 4-601 Clock Control Logic 4-603	Diagnose (83); SI 5-609
CPU Sequencers 4-603	Insert Storage Key, ISK (09); RR 5-606
Data Flow 2-1	Load PSW, LPSW (82); SI 5-601
Invalid Address Logic 4-604	Read Direct, RDD (85); SI 5-607 Set Program Mask, SPM (04); RR 5-602
Request Sensing Logic 4-601 SAB Parity Conversion Logic 4-610	Set Storage Key, SSK (08); RR 5-605
Single-Cycle Mode, Servicing of Requests 4-612	Set System Mask, SSM (80); SI 5-603
Storage Error Logic 4-606	Supervisor Call, SVC (0A); RR 5-604
Segmented Clock Inhibit Latch 4-2	Test and Set, TS (93); SI 5-609
Segmented Clock Storage Selected Latch 4-2 Select Line Decode, ROS 4-105 (Sheet 1)	Write Direct, WRD (84); SI 5-607 STC:
Select Emergerer:	Bipolar Latches 4-208
Data Flow 2-1	Data Flow 2-1
Usage:	Incrementer Latches 4-208
SATR 5-808, 809	Positive Logic Diagram 4-208
SCON 5-810 Sense Amplifier, ROS 4-105 (Sheet 1)	Triggers 4-208 Usage:
Sense Latches, ROS:	Decimal Instructions 3-3
Addressing 4-105 (Sheet 1)	Direct Control Operation 5-607 (Sheet 2)
Data Flow 4-105 (Sheet 2)	Divide, Decimal 5-306 (Sheet 1)
Sense Line and Driver Distribution, ROS 4-105 (Sheet 1) Serial Adder:	Divide, Floating-Point 5-213 Fixed-Point Instructions 3-1
AND Function, SLA(0) 4-406	Floating-Point Instructions 3-2
Carry Lookahead Logic, SAL(0-3) 4-402	Logical Instructions 3-3
Data Flow 2-1	Multiply, Floating-Point 5-210
Decimal Add 6 Logic 4-403 Decimal Correction Logic, SAL(0-3) 4-403	Status Switching Instructions 3-5 Stop Clock Trigger 4-1
Exclusive-OR Function, SAL(0) 4-406	Stop Loop:
Input Bus Logic 4-401	Pushbutton Gating 6-5
Invalid Digit Logic 4-405	Routine 6-4
Logical Function, SAL(0) 4-406 OR Function, SAL(0) 4-406	Stop Trigger 6-6 Storage Error Logic, SCI 4-606
Parity Predict Logic 4-407	Storage Ripple Loop Routine 6-18
Product/Quotient Bit Logic 4-408	STORAGE SELECT Switch Gating 6-10
Usage:	Store Character, STC (42); Logic, RX 5-408 Store Halfword, STH (40); Fix Pt, RX 5-114
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Decimal Instructions 2-1	Store Latch 4-209
Direct Control Operation 5-607 (Sheet 2)	Store Multiple, STM (90); Fix Pt, RS 5-115
Divide, Decimal 5-306 (Sheet 1)	Store, ST (50); Fix Pt, RX 5-113
Divide, Fixed-Point 5-110 (Sheet 4)	Store, STD (60); Fl Pt, RX (Long) 5-216
Fixed-Point Instructions 3-1 Floating-Point Instructions 3-2	Store, STE (70); Fl Pt, RX (Short) 5-216 Store to LCS Flip-Latch 5-18
Logical Instructions 3-3	Store to Main Storage Flip-Latch 5-18
Multiply, Decimal 5-305 (Sheet 1)	Subtract Halfword, SH (4B); Fix Pt, RX 5-108
Multiply, Fixed-Point 5-109 (Sheet 3)	Subtract Logical, SL (5F); Fix Pt, RX 5-108
Multiply, Floating-Point 5-210 Status Switching Instructions 3-5	Subtract Logical, SLR (1F); Fix Pt, RR 5-108 Subtract Normalized, SD (6B); Fl Pt, RX (Long) 5-207
Set Program Mask, SPM (04); Stat Sw, RR 5-602	Subtract Normalized, SDR (2B); Fl Pt, RR (Long) 5-207
Set Storage Key, SSK (08); Stat Sw, RR 5-605	Subtract Normalized, SE (7B); Fl Pt, RX (Short) 5-206
Set System Mask, SSM (80); Stat Sw, SI 5-603	Subtract Normalized, SER (3B); Fl Pt, RR (Short) 5-206
Shift Left Double, SLDA (8F); Fix Pt, RS 5-117 Shift Left Double, SLDL (8D); Logic, RS 5-412	Subtract, S (5B); Fix Pt, RX 5-108 Subtract, SP (FB); Dec, SS:
Shift Left Single, SLA (8B); Fix Pt, RS 5-116	Complement Add Sequence 5-303
Shift Left Single, SLL(89); Logic, RS 5-412	GIS 5-301
Shift Right Double, SRDA (8E); Fix Pt, RS 5-119	True Add Sequence 5-302
Shift Right Double, SRDL (8C); Logic, RS 5-412 Shift Right Single, SRA (8A); Fix Pt, RX 5-118	Subtract, SR (1B); Fix Pt, RR 5-108 Subtract Unnormalized, SU (7F); Fl Pt, RX (Short) 5-206
Shift Right Single, SRL (88); Logic, RS 5-412	Subtract Unnormalized, SUR (3F); Fl Pt, RR (Short) 5-200
SI I-Fetch:	Subtract Unnormalized, SW (6F); Fl Pt, RX (Long) 5-207
Flowchart 5-13	Subtract Unnormalized, SWR (2F); Fl Pt, RR (Long) 5-207 Supervisor Call, SVC (0A); Stat Sw, RR 5-604
One-Cycle 5-10 Two-Cycle 5-12	Supervisor Call Interruption 5-23
Sign Data Path:	Supervisor Call Trigger 5-23
Floating-Point Divide 5-213	Sync Latch 6-108, 6-111
Floating-Point Multiply 5-210	Sync Trigger 6-27, 6-108, 6-111
Single-Cycle Inhibit Routine 6-14 Single Cycle Latch 6-12	
Single-Cycle Mode, Servicing of Requests by SCI 4-612	T-Register (see ST-Register)
Single-Cycle Routine 6-14	1052 Adapter (9020E Only):
SOROS Trigger 6-25, 6-108	Block Diagram 6-28
SS I-Fetch, Flowchart 5-14 ST Register:	Data Transfer-Read 6-31 Data Transfer-Write 6-30
Bits 15 and 16 4-306	Ending Sequence 6-32
Data Flow 2-1	Initial Selection-Read, Write, Sense 6-29
Usage:	Sense and Status Bytes 6-33
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1) Branching Instructions 3-4	Test and Set, TS (93); Stat Sw, SI 5-811 Test Under Meek, TM (91); Logic St. 5-407
Decimal Instructions 3-3	Test Under Mask, TM (91); Logic, SI 5-407 TIC Latch 6-112, 6-113
Direct Control Operation 5-607 (Sheet 2)	Time Clock at Limit Trigger 5-24
Divide, Decimal 5-306 (Sheet 1)	Time Clock Step Trigger 5-17
Divide, Fixed-Point 5-110 (Sheet 4) Divide, Floating-Point 5-213	Timer Exceptional Condition 5-17
Fixed-Point Instructions 3-1	Timing Gate Trigger 3-6, 5-607 (Sheet 2) Transfer In Channel (see TIC)
Floating-Point Instructions 3-2	'marine '
1 touting 1 out instructions 3-2	Translate, TR (DC); Logic, SS 5-410

Unpack, UNPK (F3); Dec, SS:
GIS 5-307
Not Word Overlap Sequence 5-310
Word Overlap Sequence 5-311

Wait State Gating and Microprogram 6-20
Wait State Trigger 6-20
Word Overlap Sequence:
Move With Offset, MVO (F1); Dec, SS 5-313
Pack, PACK (F2); Dec, SS 5-309
Unpack, UNPK (F3); Dec, SS 5-311
Write Direct, WRD (84); Stat Sw, SI 5-607
Write Local Store Trigger 4-301

XY-Register:
Data Flow 2-1
Usage:
Convert Weather Lines 5-905
LM to XY Formatting 4-211
Repack Symbols 5-902
XY Parity Prediction 4-212

Zero and Add, ZAP (F8); Dec, SS 5-304